March 2012

## FIN3385 / FIN3386 Low-Voltage, 28-Bit, Flat-Panel Display Link Serializer / Deserializer

#### Features

- Operation -40°C to +85°C
- Low Power Consumption
- 20MHz to 85MHz Shift Clock Support
- ±1V Common-Mode Range around 1.2V
- Narrow Bus Reduces Cable Size and Cost
- High Throughput (up to 2.38Gbps)
- Internal PLL with No External Component
- Compatible with TIA/EIA-644 Specification
- 56-Lead, TSSOP Package

### Description

The FIN3385 and FIN3386 transform 28-bit wide parallel Low-Voltage TTL (LVTTL) data into four serial Low Voltage Differential Signaling (LVDS) data streams. A phase-locked transmit clock is transmitted in parallel with the data stream over a separate LVDS link. Every cycle of transmit clock, 28-bits of input LVTTL data are sampled and transmitted.

The FIN3386 receives and converts the 4/3 serial LVDS data streams back into 28/21 bits of LVTTL data, acting as the deserializer.

For the FIN3385, at a transmit clock frequency of 85MHz, 28-bits of LVTTL data are transmitted at a rate of 595Mbps per LVDS channel.

This pair solves EMI and cable size problems associated with wide and high-speed TTL interfaces.

## **Ordering Information**

Part Number	Operating Temperature Range	Package	Packing Method
FIN3385MTDX	40 to 195%	56-Lead Thin-Shrink Small-Outline Package	Topo and Dool
FIN3386MTDX	-40 10 +65 C	(TSSOP), JEDEC MO-153,6.1mm Wide	Tape and Reel





**Transmitter Pin Configuration** 



I

Т

1

L

PLL GND

LVDS V<sub>CC</sub>

LVDS GND

V<sub>CC</sub> GND Ground Pins for PLL

Power Supply Pin for LVDS Input

Power Supply for LVTTL Output

Ground Pins for LVTTL Output

Ground Pins for LVDS Input

2

1

3

4

5

## **Truth Tables**

#### Table 1. Input / Output Truth Table

	Inputs	Out	puts	
TxIn	TxCLKIn	/PwrDn <sup>(1)</sup>	TxOut±	TxCLKOut±
Active	Active	HIGH	LOW / HIGH	LOW / HIGH
Active	LOW / HIGH / High Impedance	HIGH	LOW / HIGH	Don't Care <sup>(2)</sup>
Floating	Active	HIGH	LOW	LOW / HIGH
Floating	Floating	HIGH	LOW	Don't Care <sup>(2)</sup>
Don't Care	Don't Care	LOW	High Impedance	High Impedance

#### Notes:

1. The outputs of the transmitter or receiver remain in a high-impedance state until V<sub>CC</sub> reaches 2V.

2. TxCLKOut± settles at a free-running frequency when the part is powered up, /PwrDn is HIGH, and the TxCLKIn is a steady logic level (LOW / HIGH / High-Impedance).

#### Power-Up / Power-Down Operation Truth Tables

The outputs of the transmitter remain in the High-Impedance state until the power supply reaches 2V. Table 2 shows the operation of the transmitter during power-up and power-down and operation of the /PwrDn pin.

#### Table 2. Transmitter Power-Up / Power-Down Operation Truth Table

		PwrDn	Normal
V <sub>CC</sub>	<2V	>2V	>2V
TxIN	Don't Care	Don't Care	Active
TxOUT	High Impedance	High Impedance	Active
TxCLKIn	Don't Care	Don't Care	Active
TxCLKOut±	High Impedance	High Impedance	Active
/PwrDn	LOW	LOW	HIGH

#### Table 3. Receiver Power-Up / Power-Down Operation Truth Table

		/PwrDn				
RxIn±	Don't Care	Don't Care	Active	Active	Note 3	Note 3
RxOut	High Impedance	LOW	LOW/HIGH	Last Valid State	HIGH	Last Valid State
RxCLKIn±	Don't Care	Don't Care	Active	Note 3	Note 3	Note 3
RxCLKOut	High Impedance	Note 4	Active	Note 4	Note 4	Note 4
/PwrDn	LOW	LOW	HIGH	HIGH	HIGH	HIGH
V <sub>cc</sub>	<2V	<2V	<2V	<2V	<2V	<2V

#### Notes:

3. If the input is terminated and un-driven (high-impedance) or shorted or open (fail-safe condition).

4. For /PwrDn or fail-safe condition, the RxCLKOut pin goes LOW for panel link devices and HIGH for channel link devices.

5. Shorted means (± inputs are shorted to each other, or ± inputs are shorted to each other and ground or  $V_{CC}$ , or either ± inputs are shorted to ground or  $V_{CC}$ ) with no other current/voltage sources (noise) applied. If the  $V_{ID}$  is still in the valid range (greater than 100mV) and  $V_{CM}$  is in the valid range (0V to 2.4V), the input signal is still recognized and the part responds normally.

FIN3385 / FIN3386 — Low-Voltage, 28-Bit Flat Panel Display Link Serializer / Deserializer

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V <sub>cc</sub>	Power Supply Voltage		-0.3	+4.6	V
$V_{\text{ID}_{\text{TTL}}}$	TTL/CMOS Input/Output Voltage		-0.5	+4.6	V
V <sub>IO_LVDS</sub>	LVDS Input/Output Voltage		-0.3	+4.6	V
I <sub>OSD</sub>	LVDS Output Short-Circuit Current		Conti	nuous	
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
TJ	Maximum Junction Temperature			+150	°C
TL	Lead Temperature, Soldering, 4 Seconds			+260	°C
	Liveran Dath Madal, JECD22 A114 (1 Eko 100nE)	I/O to GND		>10.0	
ESD		All Pins		>6.5	ĸv
	Machine Model, JESD22-A115 (0Ω, 200pF)			>400	V

Note:

6. Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Operating Temperature	-40	+85	°C
V <sub>CCNPP</sub>	Maximum Supply Noise Voltage <sup>(7)</sup>		100	mV <sub>PP</sub>

Note:

7.  $100mV V_{CC}$  noise should be tested for frequency at least up to 2MHz. All the specifications should be met under such noise.

## **Transmitter DC Electrical Characteristics**

Typical values are at  $T_A=25^{\circ}$ C and with  $V_{CC}=3.3$ V; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Condi	tion	Min.	Тур.	Max.	Unit
Transmit	ter LVTTL Input Characteristics						
V <sub>IH</sub>	Input HIGH Voltage			2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Input LOW Voltage			GND		0.8	V
VIK	Input Clamp Voltage	I <sub>IK</sub> =-18mA			-0.79	-1.50	V
	Input Current	V <sub>IN</sub> =0.4V to 4.0	6V		1.8	10.0	
IIN		V <sub>IN</sub> =GND		-10	0		μΑ
Transmit	ter LVDS Output Characteristics <sup>(8)</sup>						
V <sub>OD</sub>	Output Differential Voltage			250		450	mV
$\Delta V_{OD}$	V <sub>oD</sub> Magnitude Change from Differential LOW-to-HIGH					35	mV
V <sub>os</sub>	Offset Voltage	$-R_L=100\Omega$ , Figu	lre 5	1.125	1.250	1.375	V
$\Delta V_{OS}$	Offset Magnitude Change from Differential LOW-to-HIGH				25		mV
I <sub>OS</sub>	Short-Circuit Output Current	V <sub>OUT</sub> =0V			-3.5	-5.0	mA
I <sub>OZ</sub>	Disabled Output Leakage Current	DO=0V to 4.6V /PwrDn=0V	V,		±1	±10	μA
Transmit	ter Supply Current						
			32.5MHz		31.0	49.5	
	28:4 Transmitter Power Supply Current	R <sub>I</sub> =100Ω	40MHz		32.0	55.0	
ICCWT	for Worst-Case Pattern (with Load) <sup>(9)</sup>	Figure 8	66MHz		37.0	60.5	mA
			85MHz		42.0	66.0	
I <sub>CCPDT</sub>	Powered-Down Supply Current	/PwrDn=0.8V			10.0	55.0	μA
			32.5MHz		29.0	41.8	
	28:4 Transmitter Supply Current for	<b>E</b> isura 22 <sup>(10)</sup>	40MHz		30.0	44.0	
ICCGT	16 Grayscale <sup>(9)</sup>	Figure 23	66MHz		35.0	49.5	MA
			85MHz		39.0	55.0	

Notes:

8. Positive current values refer to the current flowing into device and negative values refer to current flowing out of pins. Voltages are referenced to ground unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

The power supply current for both transmitter and receiver can vary with the number of active I/O channels.
 The 16-grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical strips across the display.

## **Transmitter AC Electrical Characteristics**

Typical values are at  $T_A=25^{\circ}$ C and with  $V_{CC}=3.3$ V; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>TCP</sub>	Transmit Clock Period		11.76	Т	50.00	ns
t <sub>TCH</sub>	Transmit Clock (TxCLKIn) HIGH Time	Figure 9	0.35	0.50	0.65	Т
t <sub>TCL</sub>	Transmit Clock LOW Time		0.35	0.50	0.65	Т
t <sub>CLKT</sub>	TxCLKIn Transition Time (Rising and Falling)	(10% to 90%) Figure 10	1.0		6.0	ns
t <sub>JIT</sub>	TxCLKIn Cycle-to-Cycle Jitter				3.0	
t <sub>XIT</sub>	TxIn Transition Time		1.5		6.0	ns
LVDS Tra	insmitter Timing Characteristics					
t <sub>TLH</sub>	Differential Output Rise Time (20% to 80%)	Figure 0		0.75	1.50	ns
t <sub>THL</sub>	Differential Output Fall Time (20% to 80%)	- Figure 8		0.75	1.50	ns
t <sub>STC</sub>	TxIn Setup to TxCLNIn	Figure 9	2.5			ns
t <sub>HTC</sub>	TxIn Holds to TxCLNIn	f=85MHz	0			ns
t <sub>TPDD</sub>	Transmitter Power-Down Delay	Figure 14 <sup>(11)</sup>			100	ns
t <sub>TCCD</sub>	Transmitter Clock Input to Clock Output Delay	$(T_A=25^{\circ}C \text{ and})$ with V <sub>CC</sub> =3.3V) Figure 13	2.8	5.5	6.8	ns
Transmit	ter Output Data Jitter (f=40MHz) <sup>(12)</sup>					
t <sub>TPPB0</sub>	Transmitter Output Pulse Position of Bit 0		-0.25	0	0.25	ns
t <sub>TPPB1</sub>	Transmitter Output Pulse Position of Bit 1		a-0.25	а	a+0.25	ns
t <sub>TPPB2</sub>	Transmitter Output Pulse Position of Bit 2	Figure 20 Figure 20 Figure 20 Figure 20 Figure 20	2a-0.25	2a	2a+0.25	ns
t <sub>TPPB3</sub>	Transmitter Output Pulse Position of Bit 3		3a-0.25	3a	3a+0.25	ns
t <sub>TPPB4</sub>	Transmitter Output Pulse Position of Bit 4		4a-0.25	4a	4a+0.25	ns
t <sub>TPPB5</sub>	Transmitter Output Pulse Position of Bit 5		5a-0.25	5a	5a+0.25	ns
t <sub>TPPB6</sub>	Transmitter Output Pulse Position of Bit 6		6a-0.25	6a	6a+0.25	ns
Transmit	ter Output Data Jitter (f=65MHz) <sup>(12)</sup>					
t <sub>TPPB0</sub>	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t <sub>TPPB1</sub>	Transmitter Output Pulse Position of Bit 1		a-0.2	а	a+0.2	ns
t <sub>TPPB2</sub>	Transmitter Output Pulse Position of Bit 2	Figure 20	2a-0.2	2a	2a+0.2	ns
t <sub>TPPB3</sub>	Transmitter Output Pulse Position of Bit 3	a = <u>1</u>	3a-0.2	3a	3a+0.2	ns
t <sub>TPPB4</sub>	Transmitter Output Pulse Position of Bit 4	$[ay] \qquad \begin{array}{c} (T_A=25^{\circ}C \text{ and} \\ \text{with } V_{CC}=3.3V) \\ \text{Figure 13} \end{array}$ $= \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	4a-0.2	4a	4a+0.2	ns
t <sub>TPPB5</sub>	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t <sub>TPPB6</sub>	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns

Continued on the following page...

### Transmitter AC Electrical Characteristics (Continued)

Over supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Transmit	ter Output Data Jitter (f=85MHz) <sup>(12)</sup>		•			
t <sub>TPPB0</sub>	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t <sub>TPPB1</sub>	Transmitter Output Pulse Position of Bit 1	Figure 20 $a = \frac{1}{f \times 7}$	a-0.2	а	a+0.2	ns
t <sub>TPPB2</sub>	Transmitter Output Pulse Position of Bit 2		2a-0.2	2a	2a+0.2	ns
t <sub>TPPB3</sub>	Transmitter Output Pulse Position of Bit 3		3a-0.2	3a	3a+0.2	ns
t <sub>TPPB4</sub>	Transmitter Output Pulse Position of Bit 4		4a-0.2	4a	4a+0.2	ns
t <sub>TPPB5</sub>	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t <sub>TPPB6</sub>	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns
		f=40MHz		350	370	
t <sub>JCC</sub>	FIN3385 Transmitter Clock Out Jitter, Cycle-to-Cycle, Figure 20	f=65MHz		210	230	ps
		f=85MHz		110	150	
t <sub>TPLLS</sub>	Transmitter Phase Lock Loop Set Time <sup>(13)</sup>	Figure 26 <sup>(12)</sup>			10	ms

Notes:

11. Outputs of all transmitters stay in 3-STATE until power reaches 2V. Clock and data output begins to toggle 10ms after V<sub>CC</sub> reaches 3.0V and /PwrDn pin is above 1.5V.

12. This output data pulse position works for both transmitters for TTL inputs, except the LVDS output bit mapping difference (see Figure 18). Figure 20 shows the skew between the first data bit and clock output. A two-bit cycle delay is guaranteed when the MSB is output from transmitter.

13. This jitter specification is based on the assumption that PLL has a reference clock with cycle-to-cycle input jitter of less than 2ns.

## **Receiver DC Characteristics**

Typical values are at  $T_A=25^{\circ}$ C and with  $V_{CC}=3.3$ V. Minimum and maximum values are over supply voltage and operating temperature ranges unless otherwise specified. Positive current values refer to the current flowing into device and negative values refer to current flowing out of pins. Voltages are referenced to ground unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
LVTTL/C	MOS DC Characteristics					
VIH	Input High Voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage		GND		0.8	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-0.4mA	2.7	3.3		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =2mA		0.06	0.30	V
VIK	Input Clamp Voltage	I <sub>IK</sub> =-18mA		-0.79	-1.50	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> =0V to 4.6V	-10		10	μA
I <sub>OFF</sub>	Input/Output Power-Off Leakage Current	V <sub>CC</sub> =0V, All LVTTL Inputs / Outputs 0V to 4.6V			±10	μA
I <sub>OS</sub>	Output Short-Circuit Current	V <sub>OUT</sub> =0V		-60	-120	mA
Receiver	LVDS Input Characteristics					
V <sub>TH</sub>	Differential Input Threshold HIGH	Figure 6, Table 4			100	mV
V <sub>TL</sub>	Differential Input Threshold LOW	Figure 6, Table 4	-100			mV
V <sub>ICM</sub>	Input Common Mode Range	Figure 6, Table 4	0.05		2.35	V
1	Input Current	$V_{IN}$ =2.4V, $V_{CC}$ =3.6V or 0V			±10	
IN		$V_{IN}$ =0V, $V_{CC}$ =3.6V or 0V			±10	μΑ
Receiver	Supply Current					
	4:28 Receiver Power Supply	32.5MHz			70	
	Current for Worst-Case Pattern with Load <sup>(14)</sup>	40.0MHz			75	
		66.0MHz			114	
COWR		C = 8pF. Figure 7 85.0MHz			135	mA
COMIC	3:21 Receiver Power Supply	32.5MHz		49	60	
	with Load <sup>(14)</sup>	40.0MHz		53	65	
		66.0MHz		78	100	
		85.0MHz		90	115	
I <sub>CCPDT</sub>	Powered-Down Supply Current	/PwrDn=0.8V (RxOut Stays LOW)		NA	55	μA

## **Receiver AC Characteristics**

Typical values are at  $T_A=25^{\circ}$ C and with  $V_{CC}=3.3$ V; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>RCOP</sub>	Receiver Clock Output (RxCLKOut) Period		11.76	Т	50.00	
t <sub>RCOL</sub>	RxCLKOut LOW Time	Figure 12	4.0	5.0	6.0	ns
t <sub>RCOH</sub>	RxCLKOut HIGH Time	Rising Edge Strobe	4.5	5.0	6.5	ns
t <sub>RSRC</sub>	RxOut Valid Prior to RxCLKOut	f=85MHz	3.5			ns
t <sub>RHRC</sub>	RxOut Valid After RxCLKOut	1	3.5			ns
t <sub>ROLH</sub>	Output Rise Time (20% to 80%)			2.0	3.5	20
t <sub>ROHL</sub>	Output Fall Time (80% to 20%)	CL=opr, Figure o		1.8	3.5	115
t <sub>RCCD</sub>	Receiver Clock Input to Clock Output Delay <sup>(15)</sup>	$T_A=25$ °C, $V_{CC}=3.3$ V, Figure 24	3.5	5.0	7.5	ns
t <sub>RPPD</sub>	Receiver Power-Down Delay	Figure 17			1.0	μs
t <sub>RSPB0</sub>	Receiver Input Strobe Position of Bit 0		0.49	0.84	1.19	ns
t <sub>RSPB1</sub>	Receiver Input Strobe Position of Bit 1		2.17	2.52	2.87	ns
t <sub>RSPB2</sub>	Receiver Input Strobe Position of Bit 2		3.85	4.20	4.55	ns
t <sub>RSPB3</sub>	Receiver Input Strobe Position of Bit 3	f=85MHz	5.53	5.88	6.23	ns
t <sub>RSPB4</sub>	Receiver Input Strobe Position of Bit 4		7.21	7.56	7.91	ns
t <sub>RSPB5</sub>	Receiver Input Strobe Position of Bit 5		8.89	9.24	9.59	ns
t <sub>RSPB6</sub>	Receiver Input Strobe Position of Bit 6		10.57	10.92	11.27	ns
t <sub>RSKM</sub>	RxIN Skew Margin <sup>(16)</sup>	Figure 21	290			ps
t <sub>RPLLS</sub>	Receiver Phase Lock Loop Set Time	Figure 21		10		ms
t <sub>RCOP</sub>	Receiver Clock Output (RxCLKOut) Period	Figure 12	15	Т	50	ns
t <sub>RCOL</sub>	RxCLKOut LOW Time		10.0	11.0		
t <sub>RCOH</sub>	RxCLKOut HIGH Time	Figure 12	10.0	12.2		20
t <sub>RSRC</sub>	RxOUT Valid Prior to RxCLKOut	f=40MHz	6.5	11.6		ns
t <sub>RHRC</sub>	RxOUT Valid After RxCLKOut		6.0	11.6		
t <sub>RCOL</sub>	RxCLKOut LOW Time		5.0	6.3	9.0	
t <sub>RCOH</sub>	RxCLKOut HIGH Time	Figure 12,	5.0	7.6	9.0	20
t <sub>RSRC</sub>	RxOUT Valid Prior to RxCLKOut	f=66MHz	4.5	7.3		115
t <sub>RHRC</sub>	RxOUT Valid After RxCLKOut		4.0	6.3		
t <sub>ROLH</sub>	Output Rise Time (20% to 80%)	$C = 9pE^{(17)}$ Figure 12		2.0	5.0	20
t <sub>ROHL</sub>	Output Fall Time (20% to 80%)	CL=opr , Figure 12		1.8	5.0	115
t <sub>RCCD</sub>	Receiver Clock Input to Clock Output Delay <sup>(18)</sup>	Figure 14, $T_A=25^{\circ}C$ and $V_{CC}=3.3v$	3.5	5.0	7.5	ns
t <sub>RPDD</sub>	Receiver Power-Down Delay	Figure 17			1.0	μs
t <sub>RSPB0</sub>	Receiver Input Strobe Position of Bit 0		1.00	1.40	2.15	
t <sub>RSPB1</sub>	Receiver Input Strobe Position of Bit 1		4.50	5.00	5.80	
t <sub>RSPB2</sub>	Receiver Input Strobe Position of Bit 2		8.10	8.50	9.15	
t <sub>RSPB3</sub>	Receiver Input Strobe Position of Bit 3	Figure 21, f=40MHz	11.6	11.9	12.6	ns
t <sub>RSPB4</sub>	Receiver Input Strobe Position of Bit 4		15.1	15.6	16.3	
t <sub>RSPB5</sub>	Receiver Input Strobe Position of Bit 5		18.8	19.2	19.9	
t <sub>RSPB6</sub>	Receiver Input Strobe Position of Bit 6		22.5	22.9	23.6	

## **Receiver AC Characteristics**

Typical values are at  $T_A=25^{\circ}$ C and with  $V_{CC}=3.3$ V; minimum and maximum are at over supply voltages and operating temperatures ranges, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>RSPB0</sub>	Receiver Input Strobe Position of Bit 0		0.7	1.1	1.4	
t <sub>RSPB1</sub>	Receiver Input Strobe Position of Bit 1		2.9	3.3	3.6	
t <sub>RSPB2</sub>	Receiver Input Strobe Position of Bit 2		5.1	5.5	5.8	
t <sub>RSPB3</sub>	Receiver Input Strobe Position of Bit 3	Figure 21, f=66MHz	7.3	7.7	8.0	ns
t <sub>RSPB4</sub>	Receiver Input Strobe Position of Bit 4		9.5	9.9	10.2	
t <sub>RSPB5</sub>	Receiver Input Strobe Position of Bit 5		11.7	12.1	12.4	
t <sub>RSPB6</sub>	Receiver Input Strobe Position of Bit 6		13.9	14.3	14.6	
	Dyla Skow Margia <sup>(19)</sup>	f=40MHz, Figure 21	490			
<sup>L</sup> RSKM	RXIII Skew Margin	f=66MHz, Figure 21	400			μs
t <sub>RPLLS</sub>	Receiver Phase Lock Loop Set Time	Figure 15			10.0	ms

#### Notes:

14. The power supply current for the receiver can vary with the number of I/O channels.

15. Total channel latency from serializer to deserializer is  $(t + t_{TCCD})$  where t is a clock period.

16. Receiver skew margin is defined as the valid sampling window after considering potential setup/hold time and minimum/maximum bit position.

17. For the receiver with falling-edge strobe, the definition of setup/hold time is slightly different from the one with rising-edge strobe. The clock reference point is the time when the clock falling edge passes through 2V. For hold time t<sub>RHRC</sub>, the clock reference point is the time when falling edge passes through +0.8V.

18. Total channel latency from serializer to deserializer is  $(t + t_{CCD})$  (2•t + t<sub>RCCD</sub>) where t is the clock period.

19. Receiver skew margin is defined as the valid sampling window after considering potential setup/hold time and minimum / maximum bit position.



Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	VICM
1.25	1.15	100	1.20
1.15	1.25	-100	1.20
2.40	2.30	100	2.35
2.30	2.40	-100	2.35
0.10	0	100	0.05
0	0.10	-100	0.05
1.50	0.90	600	1.20
0.90	1.50	-600	1.20
2.40	1.80	600	2.10
1.80	2.40	-600	2.10
0.60	0	600	0.30
0	0.60	-600	0.30

### Table 4. Receiver Minimum and Maximum Input Threshold Test Voltages

FIN3385 / FIN3386 — Low-Voltage, 28-Bit Flat Panel Display Link Serializer / Deserializer







#### Note:

22. The information in this diagram shows the difference between clock out and the first data bit. A 2-bit cycle delay is guaranteed when the MSB is output from the transmitter.



#### Figure 19. 21 Parallel LVTTL Inputs Mapped to Three Serial Outputs

#### Note:

23. This output date pulse position works for both transmitters with 21 TTL inputs, except the LVDS output bit mapping difference. Two-bit cycle delay is guaranteed with the MSB is output from transmitter.



# AC Loadings and Waveforms (Continued) 50% TxClkOut Transmitter Output Pulse Position t<sub>TPPBn</sub> TxOu tTPPBn+tJCCmax/2 tTPPBn - tJCCmax/2 Figure 20. Transmitter Output Pulse Bit Position 50% RxCLKIn t RSPBn Ideal Strobe Position RyIn mir <sup>t</sup>RSKM RSPBr

Figure 21. Receiver Input Bit Position

t<sub>RSKM</sub>



Figure 22. Receiver LVDS Input Skew Margin

#### Note:

24. t<sub>RSKM</sub> is the budget for the cable skew and source clock skew plus Inter-Symbol Interference (ISI). The minimum and maximum pulse position values are based on the bit position of each of the seven bits within the LVDS data stream across PVT (Process, Voltage Supply, and Temperature).







#### FIN3385 / FIN3386 FAIRCHILD SEMICONDUCTOR TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. 2Cool F-PFS" PowerTrench<sup>®</sup> The Power Franchise® AccuPower™ FRFET® PowerXS<sup>TI</sup> Ď wer Global Power Resource<sup>SM</sup> AX-CAP™\* Programmable Active Droop™ GreenBridge™ OFET **BitSiC™** TinyBoost™ Green FPS™ QSTM Build it Now™ TinyBuck™ Green FPS™ e-Series™ Ouiet Series™ CorePLUS™ TinyCalc™ Low-Voltage, 28-Bit Flat Panel Display Link Serializer / Deserializer Gmax™ RapidConfigure™ **CorePOWER™** TinyLogic<sup>®</sup> GTO™ **CROSSVOLT™** )™ TINYOPTO IntelliMAX<sup>™</sup> CTL™ Saving our world, 1mW/W/kW at a time™ TinyPower™ **ISOPLANAR**<sup>TM</sup> Current Transfer Logic™ TinyPWM™ SignalWise<sup>11</sup> DEUXPEED Making Small Speakers Sound Louder TinyWire™ SmartMax™ and Better Dual Cool™ SMART START Tran SiC™ EcoSPARK® MegaBuck™ Solutions for Your Success™ TriFault Detect™ EfficientMax™ MICROCOUPLER™ TRUECURRENT®\* SPM ESBC<sup>™</sup> MicroFET™ STEAL THT uSerDes™ R MicroPak™ SuperFET<sup>®</sup> $\mu_{\scriptscriptstyle{\mathrm{Ser}}}$ MicroPak2™ SuperSOT™-3 Fairchild® Des Miller Drive™ SuperSOT™-6 UHC Fairchild Semiconductor® MotionMax™ SuperSOT™-8 Ultra FRFET™ FACT Quiet Series™ Motion-SPM™ SupreMOS<sup>®</sup> FACT **UniFET**<sup>11</sup> mWSaver™ **FAST**<sup>®</sup> SyncFET™ VCX™ OptoHiT™ Sync-Lock™ FastvCore™ VisualMax™ **OPTOLOGIC®** FETBench™ VoltagePlus™ **OPTOPLANAR®** FlashWriter®, XS™ **FPS**<sup>TM</sup> æ \* Trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) 2. A critical component in any component of a life support, device, or are intended for surgical implant into the body or (b) support or system whose failure to perform can be reasonably expected to sustain life, and (c) whose failure to perform when properly used in cause the failure of the life support device or system, or to affect its accordance with instructions for use provided in the labeling, can be safety or effectiveness. reasonably expected to result in a significant injury of the user ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS
----------------------------

Definition of Terms				
Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 161

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: