

54198/74198 8-Bit Parallel-in, Parallel-Out, Bidirectional Shift Register

	Schottky TLL				High-Speed TTL				Low-Power Schottky TTL				Standard TTL				Low-Power TTL				
	Device Type		Package		Device Type		Package		Device Type		Package		Device Type		Package		Device Type		Package		
	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF	
T.I.													SN54198	J							
FAIRCHILD													SN74198	J		N					
MOTOROLA													FM54198/FM93198	D							
N.S.C.													FC74198/FC93198	D							
PHILIPS													MC54198								
SIGNETICS													MC74198								
SIEMENS													DM54198	J			F				
FUJITSU													DM74198	J		N	F				
HITACHI													N74198								
MITSUBISHI													S54198	F		N					
NEC													N74198	F		N					
TOSHIBA													FLJ311								
													MB455								
													HD74198			P					
													M53398			P					
													μPB2198			D					

Electrical Characteristics SN54198/SN74198

absolute maximum ratings over operating free-air temperature range

Supply voltage, V <sub>CC</sub>	7V	Operating free-air temperature range	SN54 <sup>†</sup> -55°C to 125°C
Input voltage	5.5V		SN74 <sup>†</sup> 0°C to 70°C
		Storage temperature range	-65°C to 150°C


recommended operating conditions

	SN54198			SN74198			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I <sub>OH</sub>			-800			-800	μA
Low-level output current, I <sub>OL</sub>			16			16	mA
Clock frequency, f <sub>clock</sub>	0		25	0		25	MHz
Width of clock or clear pulse, t <sub>w</sub>	20			20			ns
Mode-control setup time, t <sub>setup</sub>	30			30			ns
Data setup time, t <sub>setup</sub>	20			20			ns
Hold time at any input, t <sub>hold</sub>	0			0			ns
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range

PARAMETER *	TEST CONDITIONS †	MIN	TYP ‡	MAX	UNIT
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> =MIN, I <sub>I</sub> =-12mA		-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2V, V <sub>IL</sub> =0.8V, I <sub>OH</sub> =-800μA	2.4	3.4	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2V, V <sub>IL</sub> =0.8V, I <sub>OL</sub> =16mA		0.2	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =MAX, V <sub>I</sub> =5.5V		1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =MAX, V <sub>I</sub> =2.4V		40	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =MAX, V <sub>I</sub> =0.4V		-1.6	mA
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =MAX	SN54 <sup>†</sup> -20	-57	mA
			SN74 <sup>†</sup> -18	-57	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =MAX, See Note 1	SN54 <sup>†</sup> 72	104	mA
			SN74 <sup>†</sup> 72	116	mA
f <sub>max</sub>	Maximum input count frequency	V <sub>CC</sub> =5V, T <sub>A</sub> =25°C, C <sub>L</sub> =15pF, R <sub>L</sub> =400Ω	25	35	MHz
t <sub>PHL</sub>	from clear		23	35	ns
t <sub>PHL</sub>	from clock		17	30	ns
t <sub>PLH</sub>	from clock		17	26	ns

Pin Assignment (Top View)




† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.  
 ‡ All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C.  
 ◆ Not more than one output should be shorted at a time.  
 \* t<sub>PLH</sub>=propagation delay time, low-to-high level output  
 † t<sub>PHL</sub>=propagation delay time, high-to-low level output

Function Table (See Note 2)


CLEAR	MODE		INPUTS				OUTPUTS			
	S <sub>1</sub>	S <sub>0</sub>	CLOCK	SERIAL		PARALLEL A...H	Q <sub>A</sub>	Q <sub>B</sub> ...Q <sub>G</sub>	Q <sub>H</sub>	
				LEFT	RIGHT					
L	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>
H	H	H	↑	X	X	a...h	a	b	g	h
H	L	H	↑	X	H	X	H	Q <sub>An</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>
H	L	H	↑	X	L	X	L	Q <sub>An</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>
H	H	L	↑	H	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Hn</sub>	H
H	H	L	↑	L	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Hn</sub>	L
H	L	L	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>

H=high level (steady state), L=low level (steady state)  
 X=irrelevant (any iny input, including transitions) †=transition from low to high level

Functional Block Diagram



typical clear, load, right-shift, inhibit, and clear sequences



198 8-BIT SHIFT REGISTER

NOTES: 1. With all outputs open, Clear and Inputs A thru H, and 4.5V applied to S<sub>0</sub>, S<sub>1</sub>, and the serial inputs, I<sub>CC</sub> is tested with a momentary GND, then 4.5V, applied to clock.  
 2. a...h=the level of steady-state input at inputs A thru H, respectively.  
 Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>G0</sub>, Q<sub>H0</sub>=the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>G</sub>, or Q<sub>H</sub>, respectively, before the indicated steady-state input conditions were established.  
 Q<sub>An</sub>, Q<sub>Bn</sub>, etc.=the level of Q<sub>A</sub>, Q<sub>B</sub>, etc., respectively, before the most-recent † transition of the clock.