

# 54H71/74H71 AND-OR-Gated J-K Master-Slave Flip-Flop with Preset 54L71/74L71 AND-Gated R-S Master-Slave Flip-Flop with Preset and clear

	Schottky TTL				High-Speed TTL				Low-Power Schottky TTL				Standard TTL				Low-Power TTL							
	Device Type		Package		Device Type		Package		Device Type		Package		Device Type		Package		Device Type		Package					
	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF
T.I.					SN54H71	J①		W②													SN54L71	J③	N③	T④
					SN74H71	J①	N③														SN74L71	J③	N③	T④
FAIRCHILD					F54H71/FM9H71	D①		F②																
MOTOROLA					FC74H71/FC9H71	D①	P①	F②																
N.S.C.					MC3154	L①		F①													DM54L71	J③	N③	F④
					MC3054	L①	P①	F①												DM74L71	J③	N③	F④	
PHILIPS					N74H71																			
SIGNETICS					S54H71	F①	A①	W②																
SIEMENS					N74H71	F①	A①																	
FUJITSU																								
HITACHI																								
MITSUBISHI																								
NEC																								
TOSHIBA																								

## Electrical Characteristics SN54H71/SN74H71


absolute maximum ratings over operating free-air temperature range

Supply voltage, V <sub>CC</sub>	7V	Operating year temperature range	SN54H71: -55°C to 125°C		
Input voltage	5.5V	SN74H71: 0°C to 70°C			
High-level output current, I <sub>OL</sub>	-500	Storage temperature range	-65°C to 150°C		
Low-level output, I <sub>OL</sub>	20				
recommend operating conditions					
	SN54H71	SN74H71	UNIT		
Supply voltage, V <sub>CC</sub>	4.5	5	MIN		
	5.5	5.5	NOM		
	7V	5.25	MAX		
High-level output current, I <sub>OL</sub>	-500	-500	μA		
Low-level output, I <sub>OL</sub>	20	20	mA		
Pulse width, t <sub>pw</sub>	Clock high	12			
	Clock low	26	ns		
	Clear or preset Low	16			
	High-level data	0.1	s		
	Low-level data	0.1	s		
	Setup time, t <sub>su</sub>	0.1	s		
	Hold time, t <sub>sh</sub>	0.1	s		
Operating free-air temperature, T <sub>A</sub>	-55	125	0	70	°C

## electrical characteristics over recommended operating free-air temperature range

PARAMETER *	TEST CONDITIONS †	MIN	TYP	MAX	UNIT
V <sub>IH</sub> High-level input voltage		2			V
V <sub>IL</sub> Low-level input voltage			0.8		V
V <sub>1</sub> Input clamp voltage	V <sub>CC</sub> =MIN, I <sub>I</sub> =-8 mA	-1.5			V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2V, V <sub>IL</sub> =0.8V, I <sub>OL</sub> =MA X	2.4	3.4		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2V, V <sub>IL</sub> =0.8V, I <sub>OL</sub> =20mA	0.2	0.4		V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> =MAX, V <sub>I</sub> =5.5V		1	mA	
I <sub>IH</sub> High-level input current	D, J, or K Preset Clock	50			μA
I <sub>IL</sub> Low-level input current	D, J, or K Preset Clock	-2	-6	-4	mA
I <sub>OS</sub> Short-circuit output current	V <sub>CC</sub> =MAX	-40	-100		mA
I <sub>CC</sub> Supply current (Average per flip-flop)	V <sub>CC</sub> =MAX, Series 54H See Note 1 Series 74H	19	30		mA
I <sub>max</sub> maximum clock frequency		25	30		MHz
t <sub>PLH</sub> from Preset to output Q (as applicable)		6	13		ns
t <sub>PHL</sub> from Preset to output Q̄ (as applicable)		12	24		
t <sub>PLH</sub> from Clear to output Q (as applicable)	V <sub>CC</sub> =5V TA=25°C CL=25pF RL=280Ω	6	13		ns
t <sub>PHL</sub> from Clear to output Q̄ (as applicable)		12	24		
t <sub>PLH</sub> from Clock		14	21		ns
t <sub>PHL</sub> to output Q or Q̄		22	27		

## Pin Assignments (Top View)



## Function Tables

## H71 (See Note 2)

INPUTS	OUTPUTS
PRESET	X X X H L
CLOCK	L L L L O O O
J	H H H H H L L
K	J L L L H L H
R3	J L L L H L H
R1	J L L L H L H
PR	J L L L H H H

positive logic: J = (J1A · J1B) × (J2A · J2B)

K = (K1A · K1B) + (K2A · K2B)



## L71 (See Note 2)

INPUTS	OUTPUTS
PRESET	X X X H L
CLEAR	L L L L O O O
CLOCK	H H H H H L L
S	J L L L H L H
R3	J L L L H L H
R1	J L L L H L H
PR	J L L L H H H

positive logic: R = R1 · R2 · R3

S = S1 · S2 · S3 INDETERMINATE

## Functional Block Diagrams

NOTES: 1: with all outputs open, I<sub>CC</sub> is measured with the Q and Q̄ outputs high in turn. At the time of measurement, the clock input is grounded.

2: H=high level (steady state), L=low level (steady state). X=irrelevant. △=high-level pulse, data inputs should be held constant while clock is high; data is transferred to output on the falling edge of the pulse.

Q<sub>0</sub>=the level of Q before the indicated input conditions were established. TOGGLE: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.

• This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

♦Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

\* t<sub>PLH</sub> = propagation delay time, low-to-high-level output.† t<sub>PHL</sub> = propagation delay time, high-to-low-level output.

†† The arrow indicates the edge of the clock pulses used for reference: ↑ for the rising edge, ↓ for the falling edge.