

■ **MBL8282** **MBL8283** Bipolar Octal Latch


November 1986
Edition 4.0

Description

The MBL8282 and MBL8283 are 8-bit bipolar latches with 3-state output buffers. They can be used to implement latches, buffers or multiplexers. The MBL8283 inverts the input data at its outputs while the MBL8282 does not. Thus, all of the principle peripherals and input/output functions of a microcomputer system can be implemented with these devices.


Features

- Address Latch for MBL8086, MBL8088, MBL8089, MCS-80*, MCS-85*, MCS-48* Families
- High Output Drive Capability for Driving System Data Bus
- Fully Parallel 8-Bit Data Register and Buffer
- Transparent during Active Strobe
- 3-State Outputs
- 20-Pin DIP Package
- No Output Low Noise when Entering or Leaving High Impedance State




Portions reprinted by permission of Intel Corporation © Intel Corporation, 1983.
Compilation and additional materials © 1985 by FUJITSU LIMITED, Tokyo, Japan.

Logic Diagrams



1

Pin Configurations



Functional Description

The MBL8282 and MBL8283 are 8-bit latches with 3-state output buffers. Data having satisfied the setup time requirements is clocked into the data latches by strobing the STB line HIGH to LOW.

Holding the STB line in its active HIGH state makes the latches appear transparent. Data is presented to the data output pins by activating the OE input line. When OE is inactive HIGH the output

buffers are in their high impedance state. Enabling or disabling the output buffers will not cause negative-going transients to appear on the data output bus.

Pin Description

Pin	Description
STB	STROBE (Input). STB is an input control pulse used to strobe data at the data input pins (A ₀ -A ₇) into the data latches. This signal is active to HIGH to allow data in. The data is latched during the HIGH to LOW transition of STB.
OE	OUTPUT ENABLE (Input) OE is an input control signal which when active LOW enables the contents of the data latches to be sent to the data output pins (B ₀ -B ₇). OE being inactive HIGH forces the output buffers to their high impedance state.
DI ₀ -DI ₇	DATA INPUT PINS (Input). Data present at these pins is clocked into the data input latches when STB is strobed.
DO ₀ -DO ₇ (MBL 8282) DO ₀ -DO ₇ (MBL8283)	DATA OUTPUT PINS (Output). When OE is low, the data in the data latches appears as inverted (MBL8283) or non-inverted (MBL8282) data on the data output pins.

Absolute Maximum Ratings*

Parameter	Rating	Unit
Temperature Under Bias	0° to 70°	°C
Storage Temperature	-65° to +150°	°C
Supply Voltage	-0.5 to +7.0	V
All Input Voltages	-0.5 to +7.0	V
All Output Voltages (3-State Output)	+5.5	V
Power Dissipation	1.0	W

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics
($V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$
to $70^\circ C$)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V_C	Input Clamp Voltage		-1	V	$I_C = -5 \text{ mA}$
I_{CC}	Power Supply Current		160	mA	
I_F	Forward Input Current		-0.2	mA	$V_F = 0.45V$
I_R	Reverse Input Current		50	μA	$V_R = 5.25V$
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 32 \text{ mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -5 \text{ mA}$
I_{OFF}	Output Off Current		± 50	μA	$V_{OFF} = 0.45V \text{ to } 5.25V$
V_{IL}	Input Low Voltage		0.8	V	$V_{CC} = 5.0V$ See Note 1
V_{IH}	Input High Voltage	2.0		V	$V_{CC} = 5.0V$ See Note 1
C_{IN}	Input Capacitance		12	pF	$F = 1 \text{ MHz}$ $V_{BIAS} = 2.5V$, $V_{CC} = 5V$ $T_A = 25^\circ C$

Note:
1. Output Loading $I_{OL} = 32\text{mA}$, $I_{OH} = -5\text{mA}$, $C_L = 300\text{pF}$.

A.C. Characteristics
($V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$
to $70^\circ C$, Loading: Outputs—
 $I_{OL} = 32\text{mA}$, $I_{OH} = -5\text{mA}$,
 $C_L = 300\text{pF}$)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TIVOV	Input to Output Delay				
	—Inverting (MBL8283)	5	22	ns	
	—Non-Inverting (MBL8282)	5	30	ns	
TSHOV	STB to Output Delay				
	—Inverting (MBL8283)	10	40	ns	(See Note 1)
	—Non-Inverting (MBL8282)	10	45	ns	
TEHOZ	Output Disable Time	5	18	ns	
TELOV	Output Enable Time	10	30	ns	
TIVSL	Input to STB Setup Time	0		ns	
TSLIX	Input to STB Hold Time	25		ns	
TSHSL	STB High Time	15		ns	
TILIH, TOLOH	Input, Output Rise Time		20	ns	From 0.8V to 2.0V
TIHIL, TOHOL	Input, Output Fall Time		12	ns	From 2.0V to 0.8V


Note:
1. See waveforms and test load circuit on following page.

**A.C. Testing Input/
Output Waveform**




A.C. TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0." TIMING MEASUREMENTS ARE MADE AT 1.5V FOR BOTH A LOGIC "1" AND "0." INPUT RISE AND FALL TIMES ARE MEASURED FROM 1.6V TO 2.0V AND ARE DRIVEN AT 5.12ns.

Waveforms




NOTE: 1. FOR MBL 8283 ONLY—OUTPUT MAY BE MOMENTARILY INVALID FOLLOWING THE HIGH GOING STB TRANSITION.
2. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.

Output Test Load Circuits




Output Delay vs. Capacitance



MBL8282
MBL8283

Package Dimensions
Dimensions in inches
(millimeters)

**20-Lead Ceramic
Dual In-Line Package
DIP-20C-C01**



1

FUJITSU