

# M5M27C4O2K-12,- 15

4194304-BIT(262144-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

#### DESCRIPTION


The Mitsubishi M5M27C402K is a high-speed 4194304-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C402K is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in a 40 pin DIP with a transparent lid.


#### **FEATURES**

- 262144 word x 16 bit organization
- Access time M5M27C402K-12 . . . . . . 120ns (max)
   M5M27C402K-15 . . . . . . . . 150ns (max)
- Two line control OE, CE
- Low power current (I<sub>CC</sub>): Active .....30mA (max)
   (I<sub>SB2</sub>): Stand by ... 0.1mA (max)
- Single 5V power supply
- 3-State output buffer
- Input and outut TTL-compatible in read and program mode
- Standard 40 pin DIP
- Word programming algorithm

#### APPLICATION

Microcomputer systems and peripheral equipment







## M5M27C402K-12,-15

# 4194304-BIT(262144-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

#### **FUNCTION**

#### Read

Set the  $\overline{CE}$  and  $\overline{OE}$  terminals to the read mode (low level). Low level input to  $\overline{CE}$  and  $\overline{OE}$  and address signals to the address inputs ( $A_0 \sim A_{17}$ ) make the data contents of the designated address location available at the data input/output ( $D_0 \sim D_{15}$ ). When the  $\overline{CE}$  or  $\overline{OE}$  signal is high, data input/output are in a floating state.

When the  $\overline{\text{CE}}$  signal is high, the device is in the stand by mode or power-down mode.

#### **Programming**

### (Word programming algorithm)

The M5M27C402K enters the word programming mode

when 12.75V is supplied to the  $V_{PP}$  power supply input, and  $\overline{OE}$  is at high level. A location is designated by address signals ( $A_0 \sim A_{17}$ ), and the data to be programmed must be applied at 16-bits in parallel to the data inputs ( $D_0 \sim D_{15}$ ).

#### **Erase**

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm<sup>2</sup>. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

#### MODE SELECTION

Pins	ŌE (2)	OE (20)	V <sub>PP</sub> (1)	V <sub>CC</sub> (40)	Data I/O (3~10, 12~19)
Read	VIL	VIL	5 V	5 V	Data out
Output disable	VIL	VIH	5 V	5∨	Floating
Standby (Power down)	VIH	X *	5V	5∨	Floating
Word program	VIL	VIH	12.75V	6.25V	Data in
Program verify	ViH	VIL	12.75V	6.25V	Data out
Program inhibit	VIH	ViH	12.75V	6.25V	Floating

<sup>\* :</sup> X can be either VIL or VIH.

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Test condition	Ratings	Unit
VII	All input or output voltage except Vpp - Ag		-0.6~7	V
V <sub>I2</sub>	V <sub>PP</sub> supply voltage	With respect to Ground	-0.6~14.0	V
V <sub>13</sub>	A <sub>9</sub> supply voltage	]	-0.6~13.5	V
Topr	Operating temperature		-10~80	°C
Tstg	Storage temperature		-65~125	℃

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.



# 4194304-BIT(262144-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

#### **READ OPERATION**

### DC ELECTRICAL CHARACTERISTICS ( $T_a=0\sim70^{\circ}C$ , $V_{CC}=5V\pm10\%$ , $V_{PP}=V_{CC}$ , unless otherwise noted)

Symbol				Limits				
	Parameter	Test conditions	Min	Тур	Max	Unit		
L	Input load current	V <sub>IN</sub> =0~V <sub>CC</sub>			10	μA		
110	Output leakage current	V <sub>OUT</sub> = 0~V <sub>CC</sub>			10	μΑ		
I <sub>PP1</sub>	V <sub>PP</sub> current read	V <sub>PP</sub> =V <sub>CO</sub> =5.5V		1	100	μA		
1 <sub>SB1</sub>		CE = V <sub>1H</sub>			1	mA		
I <sub>SB2</sub>	V <sub>CC</sub> current standby	CE=V <sub>CC</sub>		1	100	μА		
I <sub>CC1</sub>		CE = OE = VIL			30	mΑ		
I <sub>CC2</sub>	V <sub>CC</sub> current Active	f=8.33MHz, l <sub>out</sub> =0mA			30	mΑ		
VIL	Input low voltage		-0.1		0.8	V		
VIH	Input high voltage		2.2		V <sub>CC</sub> +1	V		
VoL	Output low voltage	I <sub>OL</sub> =2.1mA			0.45	V		
V <sub>OH</sub>	Output high voltage	$I_{OH} = -400 \mu A$	2.4					


Note 2: Typical values are at T<sub>a</sub> = 25°C and nominal supply voltages.

#### AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, V<sub>CC</sub>=5V±10%, V<sub>PP</sub>=V<sub>CC</sub>, unless otherwise noted)

				Limits						
Symbol	Parameter	Test conditions	M5M27	C402K-12	M5M270	Unit				
			Min	Max	Min	Max				
ta (AD)	Address to output delay	CE = OE = VIL		120		150	กร			
ta(CE)	CE to output delay	OE=VIL		120		150	ns			
ta (OE)	OE to output delay	CE=V <sub>IL</sub>		60		60	ns			
t DF	OE high to output float	CE = VIL	0	50	0	50	ns			
t <sub>OH</sub>	Output hold from CE or OE		0		0		ns ·			


Note 3: V<sub>CC</sub> must be applied simultaneously V<sub>PP</sub> and removed simultaneously V<sub>PP</sub>.

### **AC WAVEFORMS**



Test conditions for A.C. characteristics Input voltage:  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$  Input rise and fall times:  $\leq 10$ ns Reference voltage at timing measurement: 1,5V

Output load: 1TTL gate + C<sub>L</sub> (100pF)



### **CAPACITANCE**

		Too and distance		Unit			
Symbol	Parameter	Test conditions	Min	Тур	Max		
CiN	Input capacitance (Address, CE, OE)	Ta=25°C, f=1MHz, V <sub>i</sub> =V <sub>O</sub> =0V			15	pF	
Cout	Output capacitance	1a=25C, 1=1MH2, V1=V0=0V			15	ρF	



## M5M27C402K-12.-15

# 4194304-BIT(262144-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### PROGRAM OPERATION

First set  $V_{CC}=6.25$ V,  $V_{PP}=12.75$ V and then set an address to first address to be programmed. After applying 0.1 ms program pulse  $(\overline{CE})$  to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.1 ms program pulse. The programmer continues 0.1 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-

then-verify routines have been completed. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with  $V_{CC} = V_{PP} = 5V$ .

## $\textbf{DC ELECTRICAL CHARACTERISTICS} (T_a = 25 \pm 5^{\circ}\text{C}, \ V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}, \ V_{PP} = 12.75 \text{V} \pm 0.25 \text{V}, \ \text{unless otherwise noted})$

Symbol	Parameter	Test conditions		Limits				
	, and the second		Min	Тур	Max	Unit		
I <sub>LI</sub>	Input current	V <sub>IN</sub> =0~V <sub>CC</sub>			10	μΑ		
VOL	Output low voltage	I <sub>OL</sub> = 2.1mA			0.45	٧		
V <sub>OH</sub>	Output high voltage	$I_{OH} = -400 \mu A$	2.4			٧		
V <sub>1</sub> L	Input low voltage		-0.1		0.8	V		
VIH	Input high voltage		2.2		Vcc			
Loc	V <sub>CC</sub> supply current				30	mΑ		
Ipp	V <sub>PP</sub> supply current	CE = V <sub>IL</sub>			30	mΑ		

### AC ELECTRICAL CHARACTERISTICS ( $T_a = 25 \pm 5^{\circ}C$ , $V_{CC} = 6.25 V \pm 0.25 V$ , $V_{PP} = 12.75 V \pm 0.25 V$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits				
		rest conditions	Min	Тур	Max	Unit		
t <sub>AS</sub>	Address setup time		2			μS		
toes	OE set up time		2			μS		
t <sub>DS</sub>	Data setup time		2			μS		
<sup>†</sup> AH	Address hold time		0	<u> </u>		μs		
ŧон	Data hold time		2	_		<u>μ</u> s		
† <sub>DFP</sub>	Chip enable to output float delay		0		130	ns		
tvcs	V <sub>CC</sub> setup time		2			μS		
t <sub>vPS</sub>	V <sub>PP</sub> setup time		2			μs		
t <sub>PW</sub>	CE initial program pulse width		95	100	105	μs		
t DE	Data valid from OE			<u> </u>	150	ns		


Note 4.  $V_{CC}$  must be applied simultaneously  $V_{PP}$  and removed simultaneously  $V_{PP}$ 



## M5M27C402K-12,-15


# 4194304-BIT(262144-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

#### **AC WAVEFORMS**



Input voltage:  $V_{|L} = 0.45$ ,  $V_{|H} = 2.4$ V Input rise and fall times:  $\leq 20$ ns Reference voltage at timing measurement: Input, Output "L" = 0.8W. "H" = 2V.

## PROGRAMMING ALGORITHM FLOW CHART



## M5M27C402K-12,-15

## 4194304-BIT(262144-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### **DEVICE IDENTIFIER MODE**

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

### M5M27C402K DEVICE IDENTIFIER CODE

Pin	A <sub>0</sub> (21)	D <sub>15</sub> (3)	D <sub>14</sub> (4)	D <sub>13</sub> (5)	D <sub>12</sub> (6)	D <sub>11</sub> (7)	D <sub>10</sub> (8)	D <sub>9</sub> (9)	D <sub>8</sub> (10)	D <sub>7</sub> (12)	D <sub>6</sub> (13)	D <sub>5</sub> (14)	D4 (15)	D <sub>3</sub>	D <sub>2</sub> (17)	D <sub>1</sub> (18)	D <sub>0</sub> (19)	Hex Data
Manufacturer code	VIL	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	001C
Device code	VIH	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1	1	008F

Note 5:  $A_9 = 12.0 \pm 0.5 \text{V}$ .

 $A_1 \sim A_8$ ,  $A_{10} \sim A_{17}$ ,  $\overline{CE}$ ,  $\overline{OE} = V_{1L}$ 

 $V_{CC} = V_{PP} = 5V \pm 10\%$