

KS82C55A

PROGRAMMABLE PERIPHERAL INTERFACE

FEATURES/BENEFITS

- Pin and functional compatibility with the industry standard 8255A
- Provides support for 8080/85, 8086/8 and 80186 286/386
- Very high speed — 5MHz, 8MHz and 10MHz version
- Low power CMOS implementation
- TTL input/output compatibility
- 24 programmable I/O pins
- Direct bit set/reset capability
- Bidirectional bus operation
- Enhanced control word read capability
- Bus-hold circuitry on all I/O ports eliminates pull-up resistors

DESCRIPTION

The KS82C55A Programmable Peripheral Interface is a high performance CMOS device offering pin for pin functional compatibility with the industry standard 8255A. It includes 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. Bus hold circuitry on all I/O ports together with TTL compatibility over the full temperature range eliminates the need for pull-up resistors.

The KS82C55A is a general purpose programmable I/O device designed for use with many different microprocessors. Also makes it an attractive addition in portable systems or systems with low power standby modes.

2




Figure 2: KS82C55A Block Diagram




Figure 1a: 44-Pin PLCC Configuration




Figure 1b: 40-Pin DIP Configuration



Table 1a: 44-Pin PLCC Pin Assignment

| Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name |
|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|----------------|-------|-----------------|
| 1 | NC | 9 | A ₁ | 17 | PC ₁ | 25 | PB ₄ | 33 | D ₄ | 41 | PA ₇ |
| 2 | PA ₃ | 10 | A ₀ | 18 | PC ₂ | 26 | PB ₅ | 34 | NC | 42 | PA ₆ |
| 3 | PA ₂ | 11 | PC ₇ | 19 | PC ₃ | 27 | PB ₆ | 35 | D ₃ | 43 | PA ₅ |
| 4 | PA ₁ | 12 | NC | 20 | PB ₀ | 28 | PB ₇ | 36 | D ₂ | 44 | PA ₄ |
| 5 | PA ₀ | 13 | PC ₆ | 21 | PB ₁ | 29 | V _{CC} | 37 | D ₁ | | |
| 6 | \overline{RD} | 14 | PC ₅ | 22 | PB ₂ | 30 | D ₇ | 38 | D ₀ | | |
| 7 | \overline{CS} | 15 | PC ₄ | 23 | NC | 31 | D ₆ | 39 | RESET | | |
| 8 | V _{SS} | 16 | PC ₀ | 24 | PB ₃ | 32 | D ₅ | 40 | WR | | |

Table 1b: 40-Pin DIP Pin Assignment

| Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name |
|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|----------------|-------|-----------------|
| 1 | PA ₃ | 8 | A ₁ | 15 | PC ₁ | 22 | PB ₄ | 29 | D ₅ | 36 | \overline{WR} |
| 2 | PA ₂ | 9 | A ₀ | 16 | PC ₂ | 23 | PB ₅ | 30 | D ₄ | 37 | PA ₇ |
| 3 | PA ₁ | 10 | PC ₇ | 17 | PC ₃ | 24 | PB ₆ | 31 | D ₃ | 38 | PA ₆ |
| 4 | PA ₀ | 11 | PC ₆ | 18 | PB ₀ | 25 | PB ₇ | 32 | D ₂ | 39 | PA ₅ |
| 5 | \overline{RD} | 12 | PC ₅ | 19 | PB ₁ | 26 | V _{CC} | 33 | D ₁ | 40 | PA ₄ |
| 6 | \overline{CS} | 13 | PC ₄ | 20 | PB ₂ | 27 | D ₇ | 34 | D ₀ | | |
| 7 | V _{SS} | 14 | PC ₀ | 21 | PB ₃ | 28 | D ₆ | 35 | RESET | | |

FUNCTIONAL DESCRIPTION

General

The KS82C55A is a programmable peripheral interface device designed for use in high speed, low power microcomputer systems. It is a general purpose I/O component which functions to interface peripheral equipment to the microcomputer system bus. The functional configuration of the KS82C55A is programmed by the system software such that no external logic is necessary to interface peripheral devices.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the KS82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. The data bus buffer also transfers control words and status information.

Read/Write and Control Logic

This block manages all of the internal and external transfers of both Data and Control or Status Words. It accepts inputs from the CPU Address and Control buses and issues commands to both of the Control Groups.

Group A and Group B Controls

The functional configuration of each port is programmed by the system software. The CPU outputs a Control Word to the KS82C55A. The Control Word contains information such as code, bit set, bit reset, etc., that initializes the functional configuration of the KS82C55A.

Each of the Control blocks (Group A and Group B) accepts commands from the Read/Write Control Logic, receives Control Words from the internal data bus and issues the proper commands to its associated ports.

- Control Group A - Port A and Port C upper (C₇-C₄)
- Control Group B - Port B and Port C lower (C₃-C₀)

Table 2: Pin Descriptions

| Symbol | Type | Name and Function | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|----------------|--|-----------------|-----------------|--------------------|------------------|--------------------------|--------------------------|---|---|---|--------------------|---|-------------------|---|---|---|--------------------|---|-------------------|---|---|---|---|---|-------------------|---|---|---|---|---|-------------------------|
| A ₀ , A ₁ | I | Address: These input signals in conjunction with \overline{RD} and \overline{WR} , control the selection of one of the three ports or the Control Word Registers. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <table border="1"> <thead> <tr> <th>A₁</th> <th>A₀</th> <th>\overline{RD}</th> <th>\overline{WR}</th> <th>CS</th> <th>Input Operation (Read)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Port A - Data Bus</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Port B - Data Bus</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Port C - Data Bus</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Control Word - Data Bus</td> </tr> </tbody> </table> | A ₁ | A ₀ | \overline{RD} | \overline{WR} | CS | Input Operation (Read) | 0 | 0 | 0 | 1 | 0 | Port A - Data Bus | 0 | 1 | 0 | 1 | 0 | Port B - Data Bus | 1 | 0 | 0 | 1 | 0 | Port C - Data Bus | 1 | 1 | 0 | 1 | 0 | Control Word - Data Bus |
| | | A ₁ | A ₀ | \overline{RD} | \overline{WR} | CS | Input Operation (Read) | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 0 | 0 | 0 | 1 | 0 | Port A - Data Bus | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 0 | 1 | 0 | 1 | 0 | Port B - Data Bus | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 1 | 0 | 0 | 1 | 0 | Port C - Data Bus | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 1 | 1 | 0 | 1 | 0 | Control Word - Data Bus | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <table border="1"> <thead> <tr> <th>A₁</th> <th>A₀</th> <th>\overline{RD}</th> <th>\overline{WR}</th> <th>CS</th> <th>Output Operation (Write)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Data Bus - Port A</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>Data Bus - Port B</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Data Bus - Port C</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>Data Bus - Control</td> </tr> </tbody> </table> | A ₁ | A ₀ | \overline{RD} | \overline{WR} | CS | Output Operation (Write) | 0 | 0 | 1 | 0 | 0 | Data Bus - Port A | 0 | 1 | 1 | 0 | 0 | Data Bus - Port B | 1 | 0 | 1 | 0 | 0 | Data Bus - Port C | 1 | 1 | 1 | 0 | 0 | Data Bus - Control |
| | | A ₁ | A ₀ | \overline{RD} | \overline{WR} | CS | Output Operation (Write) | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 0 | 0 | 1 | 0 | 0 | Data Bus - Port A | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 0 | 1 | 1 | 0 | 0 | Data Bus - Port B | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | 1 | 0 | 1 | 0 | 0 | Data Bus - Port C | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 0 | 0 | Data Bus - Control | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th>A₁</th> <th>A₀</th> <th>\overline{RD}</th> <th>\overline{WR}</th> <th>CS</th> <th>Disable Function</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>Data Bus - 3-State</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> <td>Data Bus - 3-State</td> </tr> </tbody> </table> | A ₁ | A ₀ | \overline{RD} | \overline{WR} | CS | Disable Function | X | X | X | X | 1 | Data Bus - 3-State | X | X | 1 | 1 | 0 | Data Bus - 3-State | | | | | | | | | | | | | | |
| A ₁ | A ₀ | \overline{RD} | \overline{WR} | CS | Disable Function | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| X | X | X | X | 1 | Data Bus - 3-State | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| X | X | 1 | 1 | 0 | Data Bus - 3-State | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| \overline{CS} | I | Chip Select: A low on this input enables the KS82C55A to respond to \overline{RD} and \overline{WR} signals. \overline{RD} and \overline{WR} are ignored otherwise. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| D ₀₋₇ | I/O | Data Bus: Bi-directional, 3-state data bus lines, connected to system data bus. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PA ₀₋₇ | I/O | Port A, Pins 0-7: An 8-bit data output latch/buffer and an 8-bit data input buffer. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PB ₀₋₇ | I/O | Port B, Pins 0-7: An 8-bit data output latch/buffer and an 8-bit data input buffer. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PC ₀₋₃ | I/O | Port C, Pins 0-3: Lower nibble of an 8-bit data output latch/buffer and an 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PC ₄₋₇ | I/O | Port C, Pins 4-7: Upper nibble of Port C. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| \overline{RD} | I | Read Control: This input is low during CPU read operations. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| \overline{WR} | I | Write Control: This input is low during CPU write operations. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| RESET | I | Reset: A high on this input clears the control register and all ports are set to the input mode. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| V _{CC} | — | Power: 5V ± 10% DC Supply. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| V _{SS} | — | Ground: 0V. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

2

The Control Word Register can be both written and read as shown in the address decode table in the pin descriptions (Table 2). The Control Word format for both read and write operations is shown in Figure 8. Bit D_7 will always be a logic ONE when the Control Word is read, as this implies control word mode information.

Ports A, B, and C

The KS82C55A contains three 8-bit ports (A, B, and C). All three ports can be configured in a wide variety of functional characteristics by the system software, but each also has its own special features.


Port A: One 8-bit data output buffer and one 8-bit input buffer. Both pull-up and pull-down bus-hold devices are present on Port A.

Port B: One 8-bit data output buffer and one 8-bit data input buffer. Only pull-up bus-hold devices are present on Port B.

Port C: One 8-bit data output buffer and one 8-bit data input buffer (no latch for input). Port C can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B. Only pull-up bus-hold devices are present on Port C.

See Figure 3 for the bus-hold circuit configuration for Ports A, B, and C.

Figure 3: Port A, B, C, Bus-Hold Configuration



OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

- Mode 0 - Basic Input/Output
- Mode 1 - Strobed Input/Output
- Mode 2 - Bidirectional Bus

When the Reset input goes high, all ports will be set to the input mode with all 24 port lines held at a logic one level by the internal bus hold devices. After the reset is removed, no additional initialization is required for the KS82C55A to remain in the input mode. No pull-up or pull-down devices are required. During execution, any of the other modes may be selected by using a single output instruction. This allows a single KS82C55A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined such that their functional definition can be tailored to almost any I/O structure. For example, Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, and Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single output instruction. This feature reduces the software requirements in control-based applications.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation as if they were data output ports.

Interrupt Control Functions

When the KS82C55A is operating in Mode 1 or Mode 2, control signals are provided for use as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop using the Bit Set/Reset function of Port C.

This function allows the Programmer to Enable or Disable a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

Figure 4: Mode Definitions & Bus Interface





Figure 5: Mode Definition Format



INTE Flip-Flop Definition:

(Bit-Set) - INTE is Set - Interrupt enable
 (Bit-Reset) - INTE is Reset - Interrupt disable

Note: All mask flip-flops are automatically reset during mode selection and device reset.

Mode 0 (Basic Input/Output)

This mode provides simple input and output operations for each of the three ports. No handshaking is required. Data is simply written to or read from a specified port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports
- Any port can be input or output
- Outputs are latched
- Inputs are not latched
- 16 different Input/Output configurations are possible in this mode.


Mode 1 (Strobed Input/Output)

This mode transfers I/O data to or from a specified port in conjunction with strobes or handshaking signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these handshaking signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B).
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Figure 6: Bit Set/Reset Format



Input Control Signal Definitions

STB (Strobe Input): A LOW on this input loads data into the input latch.


IBF (Input Buffer Full F/F): A HIGH on this output indicates that the data has been loaded into the input latch. IBF is set by the STB input being LOW and is RESET by the rising edge of the RD input.

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB being a ONE, IBF is a ONE, and INTE is a ONE. It is RESET by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the Port.

INTE A: Controlled by bit Set/Reset of PC₄.

INTE B: Controlled by bit Set/Reset of PC₂.

Figure 7: Mode 0 Configuration



Output Control Signal Definition

OBF (Output Buffer Full F/F): The OBF output will go LOW to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the ACK input being low.

ACK (Acknowledge Input): A LOW on this input informs the KS82C55A that the data from Port A or Port B has been accepted. (i.e., a response from the peripheral device indicating that it has received the data output by the CPU).

Table 3: Mode 0 Port Definition

| Control Word # | Control Word Bits | | | | | | | | Port Direction | | | |
|----------------|-------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| | Group A | | | | Group B | | | | Group A | | Group B | |
| | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | PA ₇ -PA ₀ | PC ₇ -PC ₄ | PC ₃ -PC ₀ | PB ₇ -PB ₀ |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OUTPUT | OUTPUT | OUTPUT | OUTPUT |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | OUTPUT | OUTPUT | INPUT | OUTPUT |
| 2 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | OUTPUT | OUTPUT | OUTPUT | INPUT |
| 3 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | OUTPUT | OUTPUT | INPUT | INPUT |
| 4 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | OUTPUT | INPUT | OUTPUT | OUTPUT |
| 5 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | OUTPUT | INPUT | INPUT | OUTPUT |
| 6 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | OUTPUT | INPUT | OUTPUT | INPUT |
| 7 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | OUTPUT | INPUT | INPUT | INPUT |
| 8 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | INPUT | OUTPUT | OUTPUT | OUTPUT |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | INPUT | OUTPUT | INPUT | OUTPUT |
| 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | INPUT | OUTPUT | OUTPUT | INPUT |
| 11 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | INPUT | OUTPUT | INPUT | INPUT |
| 12 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | INPUT | INPUT | OUTPUT | OUTPUT |
| 13 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | INPUT | INPUT | INPUT | OUTPUT |
| 14 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | INPUT | INPUT | OUTPUT | INPUT |
| 15 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | INPUT | INPUT | INPUT | INPUT |

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a ONE, OBF is a ONE and INTE is a ONE. It is Reset by the falling edge of WR.

INTE A: Controlled by bit Set/Reset of PC₄.

INTE B: Controlled by bit Set/Reset of PC₂.


Mode 2 (Strobed Bidirectional Bus I/O)

This mode provides a means for communicating with a peripheral device on a single 8-bit bus to facilitate both transmitting and receiving of data (bi-directional bus I/O). Handshaking signals maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-Bit, bi-directional bus port (Port A) and a 5-bit control port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status of the 8-bit, bi-directional bus port (Port A).

Figure 8: Mode 1 Input



Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU for input or output operations.

Output Operations

OBF (Output Buffer Full): The OBF output will go LOW to indicate that the CPU has written data into Port A.

ACK (Acknowledge): A LOW on this input enables the 3-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE1 (The INTE Flip-Flop Associated with OBF): Controlled by bit Set/Reset of PC₆.


Input Operations

STB (Strobe Input): A LOW on this input loads data into the input latch.

IBF (Input Buffer Full F/F): A HIGH on this output indicates that data has been loaded into the input latch.

INTE2 (The INTE Flip-Flop Associated with IBF): Controlled by bit Set/Reset of PC₄.

Figure 9: Mode 1 Output



Special Mode Combination Considerations

Several combinations of modes are possible. For any combination, some or all of the Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a Set Mode command.

The state of all the Port C lines, except the \overline{ACK} and \overline{STB} lines, will be placed on the data bus during a read of Port C. In place of the \overline{ACK} and \overline{STB} line states, flag status will appear on the data bus in the PC_2 , PC_4 , and PC_6 bit positions as shown in Table 4.

Through a Write Port C command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a Write Port C command, and the interrupt enable flags cannot be accessed. The Set/Reset Port C Bit command must be used to write to any Port C output programmed as an output in a Mode 1 group or to change an interrupt enable flag.

With a Set/Reset Port C Bit command, any Port C line programmed as an output (including INTR, IBF and OBF) can be written, or an interrupt enable flag can be set or reset. Port C lines programmed as inputs, including

\overline{ACK} and \overline{STB} lines, are not affected by a Set/Reset Port C Bit command. Writing to the corresponding Port C bit positions of the \overline{ACK} and \overline{STB} lines with the Set/Reset Port C Bit command will affect the Group A and Group B interrupt enable flags (see Table 5).

Current Drive Capability

Any output on Port A, B or C can sink or source 2.5mA. Thus the KS82C55A can directly drive Darlington type drivers and high-voltage displays that require such sink or source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the KS82C55A is in Modes 1 or 2, Port C generates or accepts handshaking signals with the peripheral device. Reading Port C allows the programmer to test or verify the status of each peripheral device and change the program flow accordingly.

There is not special instruction to read the status information from Port C. This function is performed by executing a normal read operations of Port C.

Figure 10: Combinations of Mode 1




Figure 11: Mode Control Word




Figure 12: Mode 2




Figure 13: Mode 1/4 Combinations




Figure 14: Mode 1 Status Word Format




Figure 15: Mode 2 Status Word Format




Table 4: Mode Definition Summary

| PORT | | MODE 0 | MODE 1 | | | | MODE 2 |
|--------|--|--|--|--|--|--|--|
| PORT A | PA ₀ PA ₁ PA ₂ PA ₃ PA ₄ PA ₅ PA ₆ PA ₇ | All IN or All OUT | All IN or All OUT | | | | All BIDIRECTIONAL |
| | PORT B | PB ₀ PB ₁ PB ₂ PB ₃ PB ₄ PB ₅ PB ₆ PB ₇ | All IN or All OUT | All IN or All OUT | | | |
| | | | A IN, B IN | A IN, B OUT | A OUT, B IN | A OUT, B OUT | |
| PORT C | PC ₀ PC ₁ PC ₂ PC ₃ PC ₄ PC ₅ PC ₆ PC ₇ | All IN or All OUT All IN or All OUT | INTR _B IBF _B STB _B INTR _A STB _A IBF _A I/O I/O | INTR _B OBF _B ACK _B INTR _A STB _A IBF _A I/O I/O | INTR _B IBF _B STB _B INTR _A I/O I/O ACK _A OBF _A | INTR _B OBF _B ACK _B INTR _A I/O I/O ACK _A OBF _A | I/O I/O I/O INTR _A STB _A IBF _A ACK _A OBF _A |

Table 5: Interrupt Enable Flags in Modes 1 and 2


| Interrupt Enable Flag | Position | Alternate Port C Pin Signal (Mode) |
|-----------------------|-----------------|---|
| INTE _B | PC ₂ | ACK _B (Output Mode 1) or STB _B (Input Mode 1) |
| INTE _{A2} | PC ₄ | STB _A (Input Mode 1 or Mode 2) |
| INTE _{A1} | PC ₆ | ACK _A (Output Mode 1 or Mode 2) |

APPLICATIONS

The KS82C55A is a very powerful device for interfacing peripheral equipment to the microcomputer system. It is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a service routine associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the KS82C55A is programmed by the I/O service routine and becomes an extension of the system software. By examining the interface characteristics of the I/O device for both data transfer and timing, and matching this information to the examples and tables in the Operational Description, a Control Word can easily be developed to initialize the KS82C55A to exactly fit the application. Figures 16 through 22 illustrate a few examples of typical KS82C55A applications.

Figure 16: Keyboard and Display Interface



2

Figure 17: Printer Interface




Figure 18: Keyboard and Terminal Address Interface




Figure 19: D/A, A/D




Figure 20: Basic Floppy Disc Interface




Figure 21: Basic CRT Controller Interface




Figure 22: Machine Tool Controller




Table 6: Recommended Operating Conditions

| | | |
|-----------------------------|------------|----------------|
| DC Supply Voltage | | +4.0V to +6.0V |
| Operating Temperature Range | Commercial | 0°C to 70°C |
| | Industrial | -40°C to +85°C |

Table 7: Absolute Maximum Ratings

| | |
|--------------------------------------|------------------------------------|
| DC Supply Voltage | +7.0V |
| Input, Output or I/O Voltage Applied | $V_{SS} - 0.5V$ to $V_{CC} + 0.5V$ |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1W |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8: Capacitance ($T_A = 25^\circ C$, $V_{CC} = 0V$, $V_{IN} = +5V$ or V_{SS})

| Symbol | Parameter | Test Conditions | Typ | Units |
|-----------|-------------------|--------------------------------------|-----|-------|
| $C_{I/O}$ | I/O Capacitance | Unmeasured Pins Returned to V_{SS} | 20 | pF |
| C_{IN} | Input Capacitance | | 10 | pF |

Table 9: DC Characteristics ($T_A = 0^\circ C$ to $70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

| Symbol | Parameter | Test Conditions | Limits | | Unit |
|------------|----------------------------------|--|-----------|----------|---------|
| | | | Min | Max | |
| I_{CC} | V_{CC} Supply Current | (Note 3) | | 10 | mA |
| I_{CCSB} | V_{CC} Supply Current-Standby | $V_{CC} = 5.5V$, $V_{IN} = V_{CC}$ or V_{SS} Port Conditions: If I/P = Open/High — O/P = Open Only With Data Bus = High/Low — CS = High — Reset = Low Pure Inputs = Low/High | | 10 | μA |
| I_{DAR} | Darlington Drive Current | Ports A, B, C $R_{EXT} = 750\Omega$, $V_{EXT} = 1.5V$ | ± 2.5 | | mA |
| I_{IL} | Input Leakage Current | $V_{IN} = V_{CC}$ to 0V (Note 1) | | ± 1 | μA |
| I_{OFL} | Output Float Leakage Current | $V_{IN} = V_{CC}$ to 0V (Note 2) | | ± 10 | μA |
| I_{PHH} | Port Hold High Leakage Current | $V_{OUT} = 3.0V$ (Ports A, B, C) | -50 | -300 | μA |
| I_{PHHO} | Port Hold High Overdrive Current | $V_{OUT} = 3.0V$ | +350 | | μA |
| I_{PHL} | Port Hold Low Leakage Current | $V_{OUT} = 1.0V$ (Port A Only) | +50 | +300 | μA |
| I_{PHLO} | Port Hold Low Overdrive Current | $V_{OUT} = 0.8V$ | -350 | | μA |
| V_{IH} | Input High Voltage | | 2.0 | V_{CC} | V |
| V_{IL} | Input Low Voltage | | -0.5 | 0.8 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -2.5mA$ $I_{OH} = -100\mu A$ | 3.0 | | V |
| V_{OL} | Output LOW Voltage | $I_{OL} = 2.5mA$ | | 0.4 | V |

Notes: 1. Pins A1, A0, \overline{CS} , \overline{WR} , RD, Reset. 2. Data Bus; Ports B, C. 3. Outputs Open.


Table 10: AC Characteristics ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

| Symbol | Parameter | Test Conditions | Limits (8MHz) | | Limits (10MHz) | | Units |
|-----------|---|-----------------------|---------------|-----|----------------|-----|----------|
| | | | Min | Max | Min | Max | |
| t_{AD} | $\overline{\text{ACK}} = 0$ to Output | | | 175 | | 125 | ns |
| t_{AIT} | $\overline{\text{ACK}} = 1$ to $\text{INTR} = 1$ | | | 150 | | 100 | ns |
| t_{AK} | $\overline{\text{ACK}}$ Pulse Width | | 200 | | 100 | | ns |
| t_{AOB} | $\overline{\text{ACK}} = 0$ to $\overline{\text{OBF}} = 1$ | | | 150 | | 100 | ns |
| t_{AR} | Address Strobe Before $\overline{\text{RD}}\dagger$ | | 0 | | 0 | | ns |
| t_{AW} | Address Strobe Before $\overline{\text{WR}}\dagger$ | | 0 | | 0 | | ns |
| t_{DF} | $\overline{\text{RD}} \neq$ Data Floating $\overline{\text{RD}}\dagger$ to Data Floating | | 10 | 75 | 10 | 75 | ns |
| t_{DW} | Data Setup Time Before $\overline{\text{WR}}\dagger$ | | 100 | | 50 | | ns |
| t_{HR} | Peripheral Data After $\overline{\text{RD}}$ | | 0 | | 0 | | ns |
| t_{IR} | Peripheral Data Before $\overline{\text{RD}}$ | | 0 | | 0 | | ns |
| t_{KD} | $\overline{\text{ACK}} = 1$ to Output Float | | 20 | 250 | 20 | 175 | ns |
| t_{PH} | Peripheral Data After $\overline{\text{STB}}$ High | | 50 | | 40 | | ns |
| t_{PS} | Peripheral Data Before $\overline{\text{STB}}$ High | | 20 | | 20 | | ns |
| t_{RA} | Address Hold Time After $\overline{\text{RD}}\dagger$ | | 0 | | 0 | | ns |
| t_{RD} | Data Delay from $\overline{\text{RD}}\dagger$ | | | 120 | | 95 | ns |
| t_{RES} | Reset Pulse Width | See Note 2 | 500 | | 400 | | ns |
| t_{RIB} | $\overline{\text{RD}} = 1$ to $\text{IBF} = 0$ | | | 150 | | 120 | ns |
| t_{RIT} | $\overline{\text{RD}} = 0$ to $\text{INTR} = 0$ | | | 200 | | 160 | ns |
| t_{RR} | $\overline{\text{RD}}$ Pulse Width | | 150 | | 100 | | ns |
| t_{RV} | Recovery Time Between $\overline{\text{RD}}/\overline{\text{WR}}$ | | 200 | | 100 | | ns |
| t_{SIB} | $\overline{\text{STB}} = 0$ to $\text{IBF} = 1$ | | | 150 | | 100 | ns |
| t_{SIT} | $\overline{\text{STB}} = 1$ to $\text{INTR} = 1$ | | | 150 | | 100 | ns |
| t_{ST} | $\overline{\text{STB}}$ Pulse Width | | 100 | | 50 | | ns |
| t_{WA} | Address Hold Time After $\overline{\text{WR}}\dagger$ | Ports A & B Port C | 20 20 | | 10 10 | | ns ns |
| t_{WB} | $\overline{\text{WR}} = 1$ to Output | | | 350 | | 150 | ns |
| t_{WD} | Data Hold Time After $\overline{\text{WR}}\dagger$ | Ports A & B Port C | 30 30 | | 20 20 | | ns ns |
| t_{WIT} | $\overline{\text{WR}} = 0$ to $\text{INTR} = 0$ | See Note 1 | | 200 | | 160 | ns |
| t_{WOB} | $\overline{\text{WR}} = 1$ to $\overline{\text{OBF}} = 0$ | | | 150 | | 120 | ns |
| t_{WW} | $\overline{\text{WR}}$ Pulse Width | | 100 | | 70 | | ns |


- Notes:**
1. $\text{INTR}\dagger$ may occur as early as $\overline{\text{WR}}\dagger$.
 2. Width of initial Reset pulse after power on must be at least 50 μ sec. Subsequent Reset pulses may be 500ns minimum.

Figure 23: Timing Diagrams


a) Mode 0 (Basic Input)




b) Mode 0 (Basic Output)




c) Mode 1 (Strobed Input)




d) Mode 1 (Strobed Output)




e) Mode 2 (Bidirectional)



f) Write Timing



g) Read Timing



2

Figure 24: AC Testing I/O Waveform





Figure 25: AC Testing Load Circuit




KS82C55A


PROGRAMMABLE PERIPHERAL INTERFACE

PACKAGE DIMENSIONS

Units: Inches




Plastic Package



PLCC Package

ORDERING INFORMATION & PRODUCT CODE DIMENSIONS



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.

