# PRELIMINARY

# NMC93C06/NMC93C26/NMC93C46

# National Semiconductor

# NMC93C06/C26/C46 256-Bit/512-Bit/1024-Bit Serial **Electrically Erasable Programmable Memory**

# **General Description**

The NMC93C06/NMC93C26/NMC93C46 are 256/512/ 1024 bits of CMOS electrically erasable memory divided into 16-bit registers. They are fabricated using National Semiconductor's floating-gate CMOS process for high speed and low power. They operate from a single 5V supply since Vpp is generated on-board. The serial organization allows the NMC93C06/NMC93C26/NMC93C46 to be packaged in an 8-pin DIP or 14-pin SO package to save board space.


The memories feature a serial interface with the instruction, address, and write data, input on the Data-In (DI) pin. All read data and device status is output on the Data-Out (DO) pin. A low-to-high transition of shift clock (SK) shifts all data in and out. This serial interface is MICROWIRE™ compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, Erase/Write Disable. The NMC93C06/NMC93C26/NMC93C46 do not require an erase cycle prior to the Write and Write All instructions. The Erase and Erase All instructions are available to maintain complete read and programming compatibility with the NMOS NMC9346. All programming cycles are completely self-timed for simplified operation. The busy status is available on the DO pin to indicate the completion of a programming cycle. EEPROMs are shipped in the erased state where all bits are logical 1's.

# Compatibility with Other Devices

These memories are pin compatible to National Semiconductor's NMOS EEPROMs, NMC9306 and NMC9346. The NMC93C06/NMC93C26/NMC93C46 are both pin and function compatible with the NMC93C56 2048-bit EEPROM and the NMC93C66 4096-bit EEPROM with the one exception that both of these larger devices require two additional address bits.

## Features


- Typical active current 400 μA; Typical standby current 25 µA
- Reliable CMOS floating gate technology .
- 5V only operation in all modes
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status signal during programming mode
- Over 10 years data retention
- Typically 40,000 writes



This datasheet has been downloaded from http://www.digchip.com at this page

# **Connection Diagrams**






See NS Package Number N08E

#### Pin Names

- CS Chip Select SK Serial Data Clock DI Serial Data Input DO Serial Data Output
- GND Ground V<sub>CC</sub> Power Supply

#### SO Package (M)



See NS Package Number M14A

# **Ordering Information**

#### Commercial Temp. Range (0°C to +70°C) V<sub>CC</sub> = 5V $\pm 10$ %

#### Order Number

NMC93C06N/NMC93C26N/	
NMC93C46N	
NMC93C06M/NMC93C26M/	
NMC93C46M	

### Extended Temp. Range (-40°C to +85°C) V<sub>CC</sub> = 5V ± 10%

Order Number
NMC93C06EN/NMC93C26EN/
NMC93C46EN
NMC93C06EM/NMC93C26EM/

NMC93C46EM

#### Military Temp. Range (-55°C to +125°C)

Order Number
NMC93C06MN/NMC93C26MN/
NMC93C46MN
NMC93C06MM/NMC93C26MM/
NMC93C46MM

3-12

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

All Input or Output Voltages with Respect to Ground	+6.5V to -0.3V
Ambient Storage Temperature	-65°C to +150°C
Lead Temperature	
(Soldering, 10 seconds)	+ 300°C
ESD rating	2000V

# **Operating Conditions**

Ambient Operating Temperature NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M Positive Supply Voltage

0°C to + 70°C -40°C to + 85°C -55°C to + 125°C 4.5V to 5.5V

# DC and AC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ unless otherwise specified

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
ICC1	Operating Current CMOS Input Levels	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M*	$\label{eq:cs} \begin{array}{l} \text{CS} = \text{V}_{\text{IH}}, \text{SK} = 1 \text{ MHz} \\ \text{SK} = 0.5 \text{ MHz} \\ \text{SK} = 0.5 \text{ MHz} \end{array}$		2 2 2	mA
I <sub>CC2</sub>	Operating Current TTL Input Levels	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	$\label{eq:cs} \begin{array}{l} \text{CS} = \text{V}_{\text{IH}}, \text{SK} = 1 \text{ MHz} \\ \text{SK} = 0.5 \text{ MHz} \\ \text{SK} = 0.5 \text{ MHz} \end{array}$		3 3 4	mA
I <sub>CC3</sub>	Standby Current	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	CS = 0V		50 100 100	μА
կլ	Input Leakage	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	$V_{IN} = 0V$ to $V_{CC}$	-2.5 -10 -10	2.5 10 10	μΑ
I <sub>OL</sub>	Output Leakage	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	$V_{OUT} = 0V$ to $V_{CC}$	-2.5 -10 -10	2.5 10 10	μΑ
V <sub>IL</sub> VIH	Input Low Voltage Input High Voltage			-0.1 2	0.8 V <sub>CC</sub> + 1	v
V <sub>OL1</sub> V <sub>OH1</sub>	Output Low Voltage Output High Voltage		l <sub>OL</sub> = 2.1 mA l <sub>OH</sub> = −400 μA	2.4	0.4	v
V <sub>OL2</sub> V <sub>OH2</sub>	Output Low Voltage Output High Voltage		I <sub>OL</sub> = 10 μA I <sub>OH</sub> = -10 μA	V <sub>CC</sub> - 0.2	0.2	v
f <sub>SK</sub>	SK Clock Frequency	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M		0 0 0	1 0.5 0.5	MHz
t <sub>SKH</sub>	SK High Time	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	(Note 2) (Note 3) (Note 3)	250 500 500		ns
<sup>t</sup> SKL	SK Low Time	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	(Note 2) (Note 3) (Note 3)	250 500 500		ns
t <sub>CS</sub>	Minimum CS Low Time	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	(Note 4) (Note 5) (Note 5)	250 500 500		ns
tcss	CS Setup Time	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	Relative to SK	50 100 100		ns

\*Note: Thruout this table "M" refers to temperature range (~55°C to +125°C), not package.

3

Symbol	bol Parameter Part Number Conditions   DI Setup Time NMC93C06/26/46 NMC93C06/26/46E Relative to SK		Conditions	Min	Max	Units	
tDIS			Relative to SK	100 200 200		ns	
t <sub>CSH</sub>	CS Hold Time		Relative to SK	0		ns	
t <sub>DIH</sub>	DI Hold Time	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	Relative to SK	100 200 200		ns	
t <sub>PD1</sub>	Output Delay to "1"	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	AC Test		500 1000 1000	ns	
t <sub>PD0</sub>	Output Delay to "0"	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	AC Test		500 1000 1000	ns	
tsv	CS to Status Valid	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	AC Test		500 1000 1000	ns	
<sup>t</sup> DF	CS to DO in TRI-STATE®	NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M	CS = V <sub>IL</sub> AC Test		100 200 200	ns	
twp	Write Cycle Time				10	ms	
	Endurance		Number of Data Changes per Bit	Typical 40,000		Cycle	

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of 1 µs, therefore in an SK clock cycle t<sub>SKH</sub> + t<sub>SKL</sub> must be greater than or equal to 1 µs. For example if t<sub>SKL</sub> = 250 ns then the minimum t<sub>SKH</sub> = 750 ns in order to meet the SK frequency specification.

Note 3: The SK frequency specification for Extended Temperature and Military parts specifies a minimum SK clock period of 2 µs, therefore in an SK clock cycle t<sub>SKH</sub> + t<sub>SKL</sub> must be greater than or equal to 2 μs. For expample, if t<sub>SKL</sub> = 500 ns then the minimum t<sub>SKH</sub> = 1.5 μs in order to meet the SK frequency specification.

Note 4: For Commercial parts CS must be brought low for a minimum of 250 ns (t<sub>CS</sub>) between consecutive instruction cycles.

Note 5: For Extended Temperature and Military parts CS must be brought low for a minimum of 500 ns (t<sub>CS</sub>) between consecutive instruction cycles. Note 6: This parameter is periodically sampled and not 100% tested.

# Capacitance (Note 6) $T_A = 25^{\circ}C$ , f = 1 MHz

Symbol	Test	Тур	Max	Units
COUT	Output Capacitance		5	pF
CIN	Input Capacitance		5	pF

# **AC Test Conditions**

Output Load	1 TTL Gate and $C_L = 100 \text{ pF}$
Input Pulse Levels	0.4V to 2.4V
Timing Measurement Referen	nce Level
Input	1V and 2V
Output	0.8V and 2V

# NMC93C06/NMC93C26/NMC93C46

# **Functional Description**

The NMC93C06/NMC93C26/NMC93C46 has 7 instructions as described below. Note that the MSB of any instruction is a "1" and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 6-bit address for selection of 1 of 16, 32, or 64 16-bit registers.

### Read (READ):

The Read (READ) instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16-bit serial-out shift register. A dummy bit (logical "0") precedes the 16-bit data output string. Output data changes are initiated by a low-to-high transition of the SK clock.

#### Erase/Write Enable (EWEN):

When V<sub>CC</sub> is applied to the part, it "powers up" in the Erase/Write Disable (EWDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V<sub>CC</sub> is removed from the part.

### Erase (ERASE):

The ERASE instruction will program all bits in the specified register to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( $t_{CS}$ ). DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

### Write (WRITE)

The Write (WRITE) instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is clocked in on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of the CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( $t_{CS}$ ). DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

#### Erase Ali (ERAL)

The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1" state. The Erase All cycle is identical to the ERASE cycle except for the different op-code.

As in the ERASE mode, the DO pin indicates the READY/ BUSY status of the chip if CS is brought high after a minimum of 250 ns (t<sub>CS</sub>).

### Write All (WRAL):

The WRAL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 50 ns (t<sub>CS</sub>).

#### Erase/Write Disable (EWDS):


To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A5-A0		Reads data stored in memory, starting at specific d address.
EWEN	1	00	11XXXX		Write enable must precede all programming modes.
ERASE	1	11	A5-A0		Erase register A5A4A3A2A1A0.
WRITE	1	01	A5-A0	D15-D0	Writes register.
ERAL	1	00	10XXXX		Erase all registers.
WRAL	1	00	01XXXX	D15-D0	Writes all registers.
EWDS	1	00	00XXXX		Disables all programming instructions.

## Instruction Set for the NMC93C06/26/46

# Timing Diagrams





<sup>\*</sup>This is the minimum SK period (Note 2).

Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of 1  $\mu$ s, therefore in an SK clock cycle t<sub>SKH</sub> + t<sub>SKL</sub> must be greater than or equal to 1  $\mu$ s. For example if t<sub>SKL</sub> = 250 ns then the minimum t<sub>SKH</sub> = 750 ns in order to meet the SK frequency specification.

