# PRODUCT OVERVIEW

# **KS88-SERIES MICROCONTROLLERS**

Samsung's KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU with a wide range of integrated peripheral, in various mask-programmable ROM sizes. Among its major CPU features are:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupt
- Built-in basic timer with watchdog function

The sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels.

## KS88C0416/C0424 MICROCONTROLLER

The KS88C0416/C0424 single-chip CMOS microcontrollers are fabricated using a highly advanced CMOS process, based on Samsung's newest CPU architecture.

The KS88C0416/C0424 are microcontrollers containing a 16/24-Kbyte mask-programmable ROM. The KS88P0416/P0424 are microcontroller containing a 16/24-Kbyte one-time-programmable EPROM.

Using a proven modular design approach, Samsung engineers have successfully developed the KS88C0416/C0424 by integrating the following peripheral modules with the powerful SAM87 core:

- Four programmable I/O ports, including three 8-bit ports and one 2-bit port, for a total of 26 pins.
- Twelve bit-programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog functions (system reset).
- One 8-bit timer/counter and one 16-bit timer/counter with selectable operating modes.
- One 8-bit counter with auto-reload function and one-shot or repeat control.

The KS88C0416/C0424 are versatile general-purpose microcontrollers especially suitable for use as a unified remote transmitter controller.

# OTP

The KS88P0416/P0424 is an OTP (One Time Programmable) version of the KS88C0416/C0424 microcontroller. The KS88P0416/P0424 microcontroller has an on-chip 16/24-Kbyte one-time-programmable EPROM instead of a masked ROM. The KS88P0416/P0424 is comparable to the KS88C0416/C0424, both in function and in pin configuration.



# FEATURES

## CPU

• SAM87 CPU core

# Memory

- 16-Kbyte internal program memory (ROM): KS88C0416
- 24-Kbyte internal program memory (ROM): KS88C0424
- Data memory: 317-byte internal register file

# **Instruction Set**

- 78 instructions
- IDLE and STOP instructions added for powerdown modes

# Instruction Execution Time

• 750 ns at 8 MHz f<sub>OSC</sub> (minimum)

## Interrupts

- Six interrupt levels and 18 interrupt sources
- 15 vectors (14 sources have a dedicated vector address and four sources share a single vector)
- Fast interrupt processing feature (for one selected interrupt level)

# I/O Ports

- Three 8-bit I/O ports (P0–P2) and one 2-bit port (P3) for a total of 26 bit-programmable pins
- Twelve input pins for external interrupts

# **Timers and Timer/Counters**

- One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer (software reset) function
- One 8-bit timer/counter (Timer 0) with three operating modes; Interval, Capture, and PWM
- One 16-bit timer/counter (Timer 1) with two operating modes; Interval and Capture

## **Carrier Frequency Generator**

• One 8-bit counter with auto-reload function and one-shot or repeat control (Counter A)

## Stop Error Detection and Recovery (SED and R)

- Special logic in relation to P0 and P1 to prevent abnormal-stop status
- Releasing stop mode by level switching detection in P0 and P1

# Back-up mode by reset input

• When reset pin is low, the chip enters back-up mode to reduce current

## **Operating Temperature Range**

•  $-40^{\circ}C$  to  $+85^{\circ}C$ 

# **Operating Voltage Range**

- 2.0 V to 5.5 V at 4 MHz f<sub>OSC</sub>
- 2.2 V to 5.5 V at 8 MHz f<sub>OSC</sub>

# Package Type

- 32-pin SOP
- 32-pin SDIP
- 40-pin DIP (KS88C0424 only)



# **BLOCK DIAGRAM**



Figure 1-1. Block Diagram



# **PIN ASSIGNMENTS**



Figure 1-2. Pin Assignment (32-Pin SOP/SDIP Package)

VSS       1       40       VDD         XIN       2       39       RESET/BACK-UP_MODE         XOUT       3       38       P3.1/REM/TOCK         TEST       4       37       P3.0/TOPWM/TOCAP/T1CAP         NC       5       36       NC         NC       6       35       NC         P2.0/INT5       7       34       P2.7         P2.1/INT6       8       33       P2.6         P2.2/INT7       9       KS88C0424       32       P2.5         P2.3/INT8       10       40-DIP       31       P2.4         P0.0/INT0       11       30       P1.7         P0.1/INT1       12       (Top View)       29       P1.6         P0.3/INT3       14       27       P1.4         NC       15       26       NC         NC       15       26       NC         NC       16       25       NC         P0.4/INT4       17       24       P1.3         P0.5/INT4       19       22       P1.1         P0.6/INT4       19       22       P1.1         P0.6/INT4       21       P1.0
--

Figure 1-3. Pin Assignment (40-Pin DIP Package)



# **PIN DESCRIPTIONS**

Pin Names	Pin Type	Pin Description	Circuit Type	Pin No. (32-pin)	Pin No. (40-pin)	Shared Functions
P0.0–P0.7	I/O	I/O port with bit-programmable pins. Configurable to input or push-pull output mode. Pull-up resistors are assignable by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control.	1	9–16	11–14, 17–20	INT0–INT4
P1.0–P1.7	I/O	I/O port with bit-programmable pins. Configurable to C-MOS input mode or output mode. Pin circuits are either push- pull or n-channel open-drain type. Pull-up resistors are assignable by software.	2	17–24	21–24, 27–30	_
P2.0–P2.3 P2.4–P2.7	I/O	General-purpose I/O port with bit- programmable pins. Configurable to C- MOS input mode, push-pull output mode, or n-channel open-drain output mode. Pull-up resistors are assignable by software. Lower nibble pins, P2.3–P2.0, can be assigned as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control.	3 4	5–8, 25–28	7–10, 31–34	INT5–INT8 –
P3.0 P3.1	I/O	2-bit I/O port with bit-programmable pins. Configurable to C-MOS input mode, push- pull output mode, or n-channel open-drain output mode. Pull-up resistors are assignable by software. The two port 3 pins have high current drive capability.	5	29 30	37 38	T0PWM/ T0CAP/ T1CAP/ REM/T0CK
X <sub>IN</sub> , X <sub>OUT</sub>	-	System clock input and output pins	-	2, 3	2, 3	-
RESET/ BACK-UP MODE	I	System reset signal input pin and back-up mode input pin. The pin circuit is a C-MOS input.	6	31	39	_
TEST	Ι	Test signal input pin (for factory use only; must be connected to $V_{SS}$ ).	_	4	4	_
V <sub>DD</sub>	_	Power supply input pin	_	32	40	_
V <sub>SS</sub>	_	Ground pin	_	1	1	_

## Table 1-1. Pin Descriptions



# **PIN CIRCUITS**



Figure 1-4. Pin Circuit Type 1 (Port 0)





Figure 1-5. Pin Circuit Type 2 (Port 1)





Figure 1-6. Pin Circuit Type 3 (Ports 2.0–2.3)





Figure 1-7. Pin Circuit Type 4 (P2.4–P2.7)





Figure 1-8. Pin Circuit Type 5 (PORT 3)



Figure 1-9. Pin Circuit Type 6 (RESET/Back-up mode)



# **2** ADDRESS SPACES

# **OVERVIEW**

The KS88C0416/C0424 microcontrollers have two types of address space:

- Internal program memory
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The KS88C0416/C0424 have a programmable internal 16/24-Kbyte ROM. An external memory interface has not been implemented.

The 256-byte physical register space is expanded into an addressable area of 320 bytes through the use of addressing modes.

There are 317 mapped registers in the internal register file. Of these, 272 registers are for general-purpose. (This number includes a 16-byte working register common area used as a "scratch area" for data operations, a 192-byte prime register area, and a 64-byte area (Set 2) for stack operations.) Eighteen 8-bit registers are used for the CPU and system control and 27 registers are mapped for peripheral control and data registers. Three register locations are not mapped.



# **PROGRAM MEMORY**

Programmable memory stores program code or table data. The KS88C0416 has 16 K bytes of programmable internal memory and the KS88C0424 has 24 K bytes. The programmable memory address range of the KS88C0416 is therefore 0H–3FFFH and that of the KS88C0424 is 0H–5FFFH (see Figure 2-1).

The first 256 bytes of the ROM (0H–0FFH) are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. When you use the vector address area to store program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which program execution starts after a reset is 0100H.



Figure 2-1. Program Memory Address Space



# **REGISTER ARCHITECTURE**

The KS88C0416/C0424 register files have 317 registers. To increase the size of the internal register file, the upper 64-byte area of the register file is expanded to two 64-byte areas, set 1 and set 2. The remaining 192-byte area of the physical register file contains freely-addressable, general-purpose registers called *prime registers*.

The extension of register space into separately addressable sets is internally supported by addressing mode restrictions.

Specific register types and the area (in bytes) they occupy in the KS88C0416/C0424 internal register space are summarized in Table 2-1.

Register Type	Number of Bytes
General-purpose registers (including the 16-byte common working register area, the 192-byte prime register area, and the 64-byte set 2 area)	272
CPU and system control registers	18
Mapped clock, peripheral, I/O control, and data registers	27
Total Addressable Bytes	317

Table 2-1. KS88C0416/C0424 Register Type Summary





Figure 2-2. Internal Register File Organization



#### **REGISTER PAGE POINTER (PP)**

The KS88-series architecture supports the logical expansion of the physical 256-byte internal register file (using an 8-bit data bus) into as many as 15 separately addressable register pages. Page addressing is controlled by the register page pointer (PP, DFH). In the KS88C0416/C0424 microcontroller, a paged register file expansion is not implemented and the register page pointer settings therefore always point to "page 0."

After a reset, the page pointer's source value (lower nibble) and the destination value (upper nibble) are always "0000", automatically selecting page 0 as the source and the destination page for register addressing. These page pointer (PP) register settings, as shown in Figure 2-3, should not be modified during the normal operation.



Figure 2-3. Register Page Pointer (PP)



#### **REGISTER SET 1**

The term set 1 refers to the upper 64 bytes of the register file, locations C0H-FFH.

In some KS88-series microcontrollers, the upper 32-byte area of this 64-byte space (E0H–FFH) is divided into two 32-byte register banks, *bank 0* and *bank 1*. The set register bank instructions SB0 or SB1 are used to address one bank or the other. In the KS88C0416/C0424 microcontroller, bank 1 is not implemented. A hardware reset operation therefore always selects bank 0 addressing, and the SB0 and SB1 instructions are not necessary.

The upper 32-byte area of set 1 (FFH–E0H) contains 26 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers (DFH–D0H) and a 16-byte common working register area (CFH–C0H). You can use the common working register area as a "scratch" area for data operations being performed in other areas of the register file.

Registers in set 1 locations are directly accessible at all times using Register addressing mode. The 16-byte working register area can only be accessed using working register addressing. (For more information about working register addressing, please refer to Chapter 3, "Addressing Modes.")

#### **REGISTER SET 2**

The same 64-byte physical space that is used for set 1 locations C0H–FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called *set 2*. All set 2 locations (C0H–FFH) are addressed as part of page 0 in the KS88C0416/C0424 register space.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions. You can use only Register addressing mode to access set 1 locations. In order to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.



# PRIME REGISTER SPACE

The lower 192 bytes of the 256-byte physical internal register file (00H–BFH) is called the *prime register space* or, more simply, the *prime area*. You can access registers in this address using any addressing mode. (In other words, there is no addressing mode restriction for these registers, as is the case for set 1 and set 2 registers.) All registers in prime area locations are addressable immediately after a reset.



Figure 2-4. Set 1, Set 2, and Prime Area Register Map



#### WORKING REGISTERS

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen as 32 groups or "slices" of 8-byte registers. Each slice consists of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block. Using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the set 2 area.

The terms *slice* and *block* are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register slice is 8 bytes (eight 8-bit working registers, R0–R7 or R8–R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers, R0–R15)

All the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8-byte register slices are contained in the register pointers, RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).



Figure 2-5. 8-Byte Working Register Areas (Slices)



#### **USING THE REGISTER POINTERS**

The register pointers, RP0 and RP1, mapped to addresses D6H and D7H in set 1, are used to select two movable 8-byte working register slices in the register file. After a reset, they point to the working register common area: RP0 points to the addresses, C0H–C7H, and RP1 points to the addresses C8H–CFH.

To change a register pointer value, you should load a new value to RP0 and/or RP1 using an SRP or LD instruction (see Figures 2-6 and 2-7).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in set 2, C0H–FFH, because these locations can be accessed only using Indirect Register or Indexed addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, it is recommended that RP0 point to the "lower" slice and RP1 point to the "upper" slice (see Figure 2-6). In some cases, it may be necessary to define working register areas in different (non-contiguous) areas of the register file. In Figure 2-7, RP0 points to the "upper" slice and RP1 to the "lower" slice.

Because a register pointer can point to either of the two 8-byte slices in the working register block, you can flexibly define the working register area to support program requirements.

#### PROGRAMMING TIP — Setting the Register Pointers

SRP	#70H	;	$RP0 \leftarrow 70H, RP1 \leftarrow 78H$
SRP1	#48H	;	RP0 $\leftarrow$ no change, RP1 $\leftarrow$ 48H,
SRP0	#0A0H	;	$RP0 \leftarrow A0H, RP1 \leftarrow no change$
CLR	RP0	;	$RP0 \leftarrow 00H, RP1 \leftarrow no change$
LD	RP1,#0F8H	;	$RP0 \leftarrow no change, RP1 \leftarrow 0F8H$



Figure 2-6. Contiguous 16-Byte Working Register Block





Figure 2-7. Non-Contiguous 16-Byte Working Register Block

# PROGRAMMING TIP — Using the RPs to Calculate the Sum of a Series of Registers

Calculate the sum of the registers, 80H–85H, using the register pointer. The register addresses from 80H through 85H contain the values 10H, 11H, 12H, 13H, 14H, and 15 H, respectively:

SRP0	#80H	; RP0 ← 80H
ADD	R0,R1	; R0 $\leftarrow$ R0 + R1
ADC	R0,R2	; $R0 \leftarrow R0 + R2 + C$
ADC	R0,R3	; R0 $\leftarrow$ R0 + R3 + C
ADC	R0,R4	; $R0 \leftarrow R0 + R4 + C$
ADC	R0,R5	; $R0 \leftarrow R0 + R5 + C$

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,81H	; 80H ← (80H) + (81H)
ADC	80H,82H	; 80H $\leftarrow$ (80H) + (82H) + C
ADC	80H,83H	; 80H $\leftarrow$ (80H) + (83H) + C
ADC	80H,84H	; 80H $\leftarrow$ (80H) + (84H) + C
ADC	80H,85H	; 80H $\leftarrow$ (80H) + (85H) + C

Now, the sum of the six registers is also located in the register 80H. In this case, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.



# **REGISTER ADDRESSING**

The KS88-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or a register pair, you can access any location in the register file except for set 2. With working register addressing, you can use a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register, and the least significant byte is always stored in the next (+ 1) odd-numbered register.

Working register addressing differs from Register addressing as it uses a register pointer to identify a specific 8-byte working register space in the internal register file and a specific 8-bit register within that space.



Figure 2-8. 16-Bit Register Pair





Figure 2-9. Register File Addressing



#### COMMON WORKING REGISTER AREA (C0H-CFH)

After a reset, the register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H–CFH, as the active 16-byte working register block:

 $\text{RP0} \ \rightarrow \ \text{C0H-C7H}$ 

 $\mathsf{RP1} \ \rightarrow \ \mathsf{C8H-CFH}$ 

This 16-byte address range is called *common area*. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.



Figure 2-10. Common Working Register Area



#### PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples	1. LD	0C2H,40H	; Invalid addressing mode!		
	Use wo	Use working register addressing instead:			
	SRP LD	#0C0H R2,40H	; R2 (C2H) $\leftarrow$ the value in location 40H		
	2. ADD	0C3H,#45H	; Invalid addressing mode!		
	Use working register addressing instead:				
	SRP ADD	#0C0H R3,#45H	; R3 (C3H) ← R3 + 45H		

#### **4-BIT WORKING REGISTER ADDRESSING**

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0, "1" selects RP1).
- The five high-order bits in the register pointer select an 8-byte slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in Figure 2-11, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 2-12 shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).





Figure 2-11. 4-Bit Working Register Addressing



Figure 2-12. 4-Bit Working Register Addressing Example



#### 8-BIT WORKING REGISTER ADDRESSING

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value 1100B. This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 2-13, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address; the three low-order bits of the complete address are provided by the original instruction.

Figure 2-14 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 4 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (101011B).



Figure 2-13. 8-Bit Working Register Addressing





Figure 2-14. 8-Bit Working Register Addressing Example



# SYSTEM AND USER STACKS

The KS88-series microcontrollers use the system stack for data storage, and subroutine calls and returns. The PUSH and POP instructions are used to control system stack operations. The KS88C0416/C0424 architecture supports stack operations in the internal register file.

#### **Stack Operations**

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one *before* a push operation and increased by one *after* a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-15.



Figure 2-15. Stack Operations

#### **User-Defined Stacks**

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

# Stack Pointers (SPL)

The register location D9H contains the 8-bit stack pointer (SPL) that is used for system stack operations. After a reset, the SPL value is undetermined. Because only an internal memory 256-byte is implemented in the KS88C0416/C0424, the SPL must be initialized to an 8-bit value in the range of 00H–FFH.



# PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD	SPL,#0FFH	; ;	$SPL \leftarrow FFH$ (Normally, the SPL is set to 0FFH by the initialization routine)
•			
•			
•			
PUSH	PP	;	Stack address 0FEH ← PP
PUSH	RP0	;	Stack address 0FDH $\leftarrow$ RP0
PUSH	RP1	;	Stack address 0FCH ← RP1
PUSH	R3	;	Stack address 0FBH ← R3
•			
•			
•			
POP	R3	;	R3
POP	RP1	;	RP1 ← Stack address 0FCH
POP	RP0	:	$RP0 \leftarrow Stack address 0FDH$
POP	PP	;	PP ← Stack address 0FEH



NOTES



# **3** ADDRESSING MODES

#### OVERVIEW

The program counter is used to fetch instructions that are stored in program memory for execution. Instructions indicate the operation to be performed and the data to be operated on. *Addressing mode* is used to determine the location of the data operand. The operands specified in instructions may be condition codes, immediate data, a location in the register file, program memory, or data memory.

The KS88-series instruction set supports seven explicit addressing modes. Not all of these addressing modes are available for each instruction:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)



#### **REGISTER ADDRESSING MODE (R)**

In Register addressing mode, the operand is the content of a specified register or a register pair (see Figure 3-1). Working register addressing differs from Register addressing as it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space (see Figure 3-2).



Figure 3-1. Register Addressing



SAMSUNG ELECTRONICS

#### INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of a specified register or a register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, program memory (ROM), or an external memory space, if implemented (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Remember, however, that the locations, C0H–FFH, in set 1 cannot be accessed in Indirect Register addressing mode.



Figure 3-3. Indirect Register Addressing to Register File



# INDIRECT REGISTER ADDRESSING MODE (Continued)



Figure 3-4. Indirect Register Addressing to Program Memory







Figure 3-5. Indirect Working Register Addressing to Register File







Figure 3-6. Indirect Working Register Addressing to Program or Data Memory


#### INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during an instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory (if implemented). You cannot, however, access the locations, C0H–FFH, in set 1 in Indexed addressing mode.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range –128 to +127. This applies to external memory accesses only (see Figure 3-8).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and the LDE instructions support Indexed addressing mode for internal program memory and for external data memory (if implemented).



Figure 3-7. Indexed Addressing to Register File



## INDEXED ADDRESSING MODE (Continued)



Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset



### INDEXED ADDRESSING MODE (Continued)



Figure 3-9. Indexed Addressing to Program or Data Memory



#### **DIRECT ADDRESS MODE (DA)**

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and the LDE instructions can use Direct Address mode to specify the source or the destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.



Figure 3-10. Direct Addressing for Load Instructions



#### **DIRECT ADDRESS MODE (Continued)**



Figure 3-11. Direct Addressing for Call and Jump Instructions



#### **INDIRECT ADDRESS MODE (IA)**

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use Indirect Address mode.

Because Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.



Figure 3-12. Indirect Addressing



#### **RELATIVE ADDRESS MODE (RA)**

In Relative Address (RA) mode, a two's-complement signed displacement between -128 and +127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.



Figure 3-13. Relative Addressing



## **IMMEDIATE MODE (IM)**

In Immediate (IM) mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.







# 4 CONTROL REGISTERS

#### **OVERVIEW**

In this chapter, detailed descriptions of the KS88C0416/C0424 control registers are presented in an easy-to-read format. You can use this chapter as a quick-reference source when writing application programs. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

Data and counter registers are not described in detail in this reference chapter. More information about all of the registers used by a specific peripheral is presented in the corresponding peripheral descriptions in Part II of this manual.

The locations and read/write characteristics of all mapped registers in the KS88C0416/C0424 register file are listed in Table 4-1. The hardware reset value for each mapped register is described in Chapter 8, "RESET and Power-Down."



Register Name	Mnemonic	Decimal	Hex	R/W
Timer 0 counter	TOCNT	208	D0H	R <sup>(note)</sup>
Timer 0 data register	TODATA	209	D1H	R/W
Timer 0 control register	TOCON	210	D2H	R/W
Basic timer control register	BTCON	211	D3H	R/W
Clock control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Locatio	on D8H is not ma	apped.		
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R <sup>(note)</sup>
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W
Port 0 data register	P0	224	E0H	R/W
Port 1 data register	P1	225	E1H	R/W
Port 2 data register	P2	226	E2H	R/W
Port 3 data register	P3	227	E3H	R/W
Locatio	on E4H is not ma	apped.		
Port 2 interrupt enable register	P2INT	229	E5H	R/W
Port 2 interrupt pending register	P2PND	230	E6H	R/W
Port 0 pull-up resistor enable register	P0PUR	231	E7H	R/W
Port 0 control register (high byte)	P0CONH	232	E8H	R/W
Port 0 control register (low byte)	P0CONL	233	E9H	R/W
Port 1 control register (high byte)	P1CONH	234	EAH	R/W
Port 1 control register (low byte)	P1CONL	235	EBH	R/W
Port 1 pull-up enable register	P1PUR	236	ECH	R/W
Port 2 pull-up enable register	P2PUR	237	EDH	R/W
Port 2 control register (high byte)	P2CONH	238	EEH	R/W
Port 2 control register (low byte)	P2CONL	239	EFH	R/W
Port 3 control register	P3CON	240	F0H	R/W

Table 4-1. Mapped Registers (Set 1)



		· ,		
Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 interrupt enable register	POINT	241	F1H	R/W
Port 0 interrupt pending register	P0PND	242	F2H	R/W
Counter A control register	CACON	243	F3H	R/W
Counter A data register (high byte)	CADATAH	244	F4H	R/W
Counter A data register (low byte)	CADATAL	245	F5H	R/W
Timer 1 counter register (high byte)	T1CNTH	246	F6H	R (note)
Timer 1 counter register (low byte)	T1CNTL	247	F7H	R (note)
Timer 1 data register (high byte)	T1DATAH	248	F8H	R/W
Timer 1 data register (low byte)	T1DATAL	249	F9H	R/W
Timer 1 control register	T1CON	250	FAH	R/W
STOP Control register	STOPCON	251	FBH	W
Loca	ations FCH is not m	napped.		
Basic timer counter	BTCNT	253	FDH	R (note)
External memory timing register	EMT	254	FEH	R/W
Interrupt priority register	IPR	255	FFH	R/W

 Table 4-1. Mapped Registers (Continued)

NOTE: You cannot use a read-only register as a destination for the instructions OR, AND, LD, or LDB.





Figure 4-1. Register Description Format



BTCON — Basi	c Time	r Co	ontrol Re	gister			D3H		Set 1
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>		C	0	0	0	0	0	0	0
Read/Write	R	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only	,				
	14/- (	- 44 -				// O			
./–.4	wat	cnao	g i imer Fi	Inction Di	sable Code	e (for Syste	em Reset)		
	1	0	1 0	Disable w	atchdog tin	ner functior	า		
	Othe	ers		Enable w	atchdog tim	ner function	1		
.3 and .2	Bas	ic Tir	ner Input (	Clock Sele	ction Bits				
	0	0	t <sub>OSC</sub> /4096	j -					
	0	1	f <sub>OSC</sub> /1024	1					
	1	0	f <sub>OSC</sub> /128						
	1	1	Invalid se	tting; not u	sed for the	KS88C041	6/C0424		
.1	Bas	ic Tir	ner Counte	er Clear Bi	it <sup>(1)</sup>				
	0	No e	effect						
	1	Clea	ar the basic	timer cour	nter value				

.0

# Clock Frequency Divider Clear Bit for Basic Timer and Timer 0<sup>(2)</sup>

0 No effect

1 Clear both clock frequency dividers

#### NOTES:

- 1. When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".



CACON – Cou	nter A	Con	trol Regi	ister			F3H		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	L	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	addressing	mode only	,				
.7 and .6	Coι	unter	A Input Cl	ock Select	ion Bits				
	0	0	f <sub>OSC</sub>						
	0	1	f <sub>OSC</sub> /2						
	1	0	f <sub>OSC</sub> /4						
	1	1	f <sub>OSC</sub> /8						
.5 and .4	Cοι	unter	A Interrup	t Timing S	election B	its			
	0	0	Elapsed t	ime for Lov	v data valu	е			
	0	1	Elapsed t	ime for Hig	h data valu	ie			
	1	0	Elapsed t	ime for con	nbined Low	and High	data values		
	1	1	Invalid se	etting; not u	sed for the	KS88C041	6/C0424		
.3	Cοι	Inter	A Interrup	t Enable B	it				
	0	Disa	able interru	pt					
	1	Ena	ble interrup	ot					
.2	Cοι	Inter	A Start Bit						
	0	Stop	counter A						
	1	Star	t counter A	<b>\</b>					
.1	Cοι	unter	A Mode Se	election Bi	t				
	0	One	-shot mode	Э					
	1	Rep	eating mod	de					
0	Co	Intor	A Quitaut [	Tin Flan (	ontrol Dit				
.0		Flin							
	1	Flin	flon High l		= High)				
	1	- i iip	nop i ngi n		- יישיי				



CLKCON – sy	stem (	Cloc	k Contro	l Registe	ər		D4H		Set 1
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	-	_	_	_	0	0	0	0	0
Read/Write	-	_	_	_	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only	/				
.7–.5	Not	used	for the KS8	38C0416/C	0424				
.4 and .3	CPL	J Clo	ck (System	l Clock) S	election Bi	ts <sup>(1)</sup>			
	0	0	f <sub>OSC</sub> /16						
	0	1	fosc/8						

.2–.0

# Subsystem Clock Selection Bits (2)

fOSC (non-divided)

fosc/2

1

1

0

1

1	0	1	Invalid setting for the KS88C0416/C0424
Oth	ers		Select main system clock (MCLK)

#### NOTES:

- 1. After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.
- 2. These selection bits are required only for systems that have a main clock and a subsystem clock. The KS88C0416/C0424 use only the main oscillator clock circuit. For this reason, the setting "101B" is invalid.



<b>EMT</b> — External	Memo	ry Ti	ming Reg	gister <sup>(not</sup>	e)		FEH		Set 1		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
<b>RESET Value</b>	L	0	1	1	1	1	1	0	_		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	_		
Addressing Mode	Reg	jister a	addressing	mode only							
.7	Ext	External WAIT Input Function Enable Bit									
	0	Disa	able WAIT	input funct	ion for exte	rnal device					
	1	Ena	ble WAIT i	nput functi	on for exte	rnal device					
.6	Slo	w Mei	mory Timir	ng Enable	Bit						
	0	Disa	able slow m	emory timi	ng						
	1	Ena	ble slow me	emory timir	ng						
.5 and .4	Pro	gram	Memory A	utomatic	Wait Contr	ol Bits					
	0	0	No wait								
	0	1	Wait one	cycle							
	1	0	Wait two o	cycles							
	1	1	Wait three	ecycles							
.3 and .2	Dat	a Mer	nory Autor	natic Wait	Control B	its					
	0	0	No wait								
	0	1	Wait one	cycle							
	1	0	Wait two o	cycles							
	1	1	Wait three	e cycles							
.1	Sta	ck Ar	ea Selectio	on Bit							
	0	Sele	ect internal	register file	area						
	1	Sele	ect external	data mem	ory area						
	L	1			-						
.0	Not	used	for the KS8	8C0416/C	0424						

**NOTE:** Not used for the KS88C0416/C0424. As an external peripheral interface is not implemented in the KS88C0416/C0424, the EMT register is not used. The program initialization routine should clear the EMT register to "00H" after a reset. Modification of the EMT values during a normal operation may cause a system malfunction.



FLAGS — Syste	em Fla	gs Re	egister				D5H		Set '			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0			
<b>RESET Value</b>	1	х	х	х	х	х	х	0	0			
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W			
Addressing Mode	Re	Register addressing mode only										
.7	Car	Carry Flag (C)										
	0	Oper	ation does	not gener	ate a carry	or a borrov	v condition					
	1	1 Operation generates a carry-out or a borrow into high-order bit 7										
6	Zer	Zero Flag (Z)										
	0	Oper	ation resu	It is a non-z	zero value							
	1	Oper	ation resu	lt is zero								
5	Sia	n Flag	(S)									
•	0	Oper	ation gene	erates a po	sitive numb	er (MSB =	"0")					
	1	Oper	ation gene	erates a ne	gative num	ber (MSB =						
		000	<u></u>		90010 11011		• /					
4	Ove	erflow	Flag (V)									
	0	Oper	ation resu	It is $\leq$ +12	$27 \text{ or } \geq -1$	28	3					
	1	Oper	ation resu	lt is > +12	7 or < -12	28						
3	Dec	cimal A	Adjust Fla	q (D)								
	0	Add	operation (	completed								
	1	Subt	raction ope	eration com	npleted							
2	Hal	f-Carrv	/ Flag (H)									
	0	No c	arry-out of	bit 3 by ad	ldition or no	borrow int	o bit 3 by su	ubtraction				
	1	Addit bit 3	tion genera	ated a carry	y-out of bit	3 or subtra	ction genera	ated a bor	row into			
1	Fas	t Inter	rupt Statu	ıs Flag (Fl	S)							
	0	Inter	rupt return	(IRET) in r	oroaress (w	hen read)						
	1	Fast	interrupt s	ervice rout	ine in progr	ress (when	read)					
0	Bank Address Selection Flag (BA)											
-	0	Bank	0 is selec	ted (norma	al setting for	setting for the KS88C0416/C0424)						
	1	Inval	id selection	n (bank 1 is	s not implei	mented)		/				

Mask R	egister				DDH		Set
	7.6	.5	.4	.3	.2	.1	.0
×	x	x	x	_	_	х	х
R/	W R/W	R/W	R/W	_	_	R/W	R/W
Regi	ster addressing	g mode only	,				
Inter	rupt Level 7 (I	RQ7) Enab	le Bit; Exte	rnal Interr	upts P0.7	–P0.4	
0	Disable (mask	x)					
1	Enable (un-ma	ask)					
Inter	rupt Level 6 (I	RQ6) Enab	le Bit; Exte	rnal Interr	upts P0.3	-P0.0	
0	Disable (mask	()					
1	Enable (un-ma	, ask)					
Inter	rupt Level 4 (	RQ4) Enab	le Bit; Cou	nter A Inte	errupt		
Inter	rupt Level 4 (	RQ4) Enab	le Bit; Cou	nter A Inte	errupt		
0	Disable (mask	()   )					
1	Enable (un-ma	ask)					
Not u	used for the KS	88C0416/C	0424				
Inter	runt I evel 1 (i	RQ1) Enab	le Rit <sup>.</sup> Time	er 1 Match	/Canture (	or Overflov	v
0	Disable (mask	()			/oupturo		•
1	Enable (un-ma	ask)					
Intor			lo Diti Time	or O Motob	Conturo	or Overfley	
					<i>capture</i>		V
1	Enable (un-m	y aek)					
	Image: Control of the second state	Image: Additional system of the system of	Mask Register         .7       .6       .5         x       x       x         R/W       R/W       R/W         R/W       R/W       R/W         Interrupt Level 7 (IRQ7) Enable         0       Disable (mask)       1         Interrupt Level 6 (IRQ6) Enable         0       Disable (mask)       1         Interrupt Level 5 (IRQ5) Enable         0       Disable (mask)       1         Interrupt Level 4 (IRQ4) Enable         0       Disable (mask)       1         Interrupt Level 4 (IRQ4) Enable         0       Disable (mask)       1         1       Enable (un-mask)       1         Not used for the KS88C0416/C         Interrupt Level 1 (IRQ1) Enable         0       Disable (mask)       1         1       Enable (un-mask)       1         0       Disable (mask)       1       Enable (un-mask)	Mask Register         .7       .6       .5       .4         X       X       X       X         R/W       R/W       R/W       R/W         R/W       R/W       R/W       R/W         Register addressing mode only       Interrupt Level 7 (IRQ7) Enable Bit; Exter       0         0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 6 (IRQ6) Enable Bit; Exter         0       Disable (mask)       1         1       Enable (un-mask)       Interrupt Level 5 (IRQ5) Enable Bit; Exter         0       Disable (mask)       1         1       Enable (un-mask)       Interrupt Level 5 (IRQ4) Enable Bit; Cou         0       Disable (mask)       1         1       Enable (un-mask)       Interrupt Level 4 (IRQ4) Enable Bit; Cou         0       Disable (mask)       1         1       Enable (un-mask)       Interrupt Level 1 (IRQ1) Enable Bit; Time         0       Disable (mask)       1         1       Enable (un-mask)       Interrupt Level 0 (IRQ0) Enable Bit; Time         0       Disable (mask)       1         1       Enable (un-mask)       Interrupt Level 0 (IRQ0) Enable Bit; Time <td>Image: Additional and the system of the s</td> <td>Mask Register     DDH       .7     .6     .5     .4     .3     .2       x     x     x     x     x     -     -       R/W     R/W     R/W     R/W     -     -       Register addressing mode only     -     -     -       Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.7     0     Disable (mask)     1       1     Enable (un-mask)     -     -       Interrupt Level 6 (IRQ6) Enable Bit; External Interrupts P0.3       0     Disable (mask)     1       1     Enable (un-mask)     -       Interrupt Level 5 (IRQ5) Enable Bit; External Interrupts P2.3       0     Disable (mask)       1     Enable (un-mask)       Interrupt Level 4 (IRQ4) Enable Bit; Counter A Interrupt       0     Disable (mask)       1     Enable (un-mask)   Not used for the KS88C0416/C0424    Interrupt Level 1 (IRQ1) Enable Bit; Timer 1 Match/Capture 4          0     Disable (mask)         1     Enable (un-mask)   Interrupt Level 0 (IRQ0) Enable Bit; Timer 0 Match/Capture 4</td> <td>Mask Register       DDH         .7       .6       .5       .4       .3       .2       .1         x       x       x       x       x       -       -       x         R/W       R/W       R/W       R/W       R/W       -       -       R/W         Register addressing mode only       Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.7–P0.4       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.3–P0.0       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 6 (IRQ6) Enable Bit; External Interrupts P0.3–P0.0       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 5 (IRQ5) Enable Bit; External Interrupts P2.3–P2.0       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 5 (IRQ5) Enable Bit; Counter A Interrupt       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 4 (IRQ4) Enable Bit; Counter A Interrupt       0       Disable (mask)       1       Enable (un-mask)         Not used for the KS88C0416/C0424       Interrupt Level 1 (IRQ1) Enable Bit; Timer 1 Match/Capture or Overflow       0       Disable (mask)       1       Enable (un-mask)       1       Enable (un-mask)</td>	Image: Additional and the system of the s	Mask Register     DDH       .7     .6     .5     .4     .3     .2       x     x     x     x     x     -     -       R/W     R/W     R/W     R/W     -     -       Register addressing mode only     -     -     -       Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.7     0     Disable (mask)     1       1     Enable (un-mask)     -     -       Interrupt Level 6 (IRQ6) Enable Bit; External Interrupts P0.3       0     Disable (mask)     1       1     Enable (un-mask)     -       Interrupt Level 5 (IRQ5) Enable Bit; External Interrupts P2.3       0     Disable (mask)       1     Enable (un-mask)       Interrupt Level 4 (IRQ4) Enable Bit; Counter A Interrupt       0     Disable (mask)       1     Enable (un-mask)   Not used for the KS88C0416/C0424    Interrupt Level 1 (IRQ1) Enable Bit; Timer 1 Match/Capture 4          0     Disable (mask)         1     Enable (un-mask)   Interrupt Level 0 (IRQ0) Enable Bit; Timer 0 Match/Capture 4	Mask Register       DDH         .7       .6       .5       .4       .3       .2       .1         x       x       x       x       x       -       -       x         R/W       R/W       R/W       R/W       R/W       -       -       R/W         Register addressing mode only       Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.7–P0.4       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.3–P0.0       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 6 (IRQ6) Enable Bit; External Interrupts P0.3–P0.0       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 5 (IRQ5) Enable Bit; External Interrupts P2.3–P2.0       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 5 (IRQ5) Enable Bit; Counter A Interrupt       0       Disable (mask)       1       Enable (un-mask)         Interrupt Level 4 (IRQ4) Enable Bit; Counter A Interrupt       0       Disable (mask)       1       Enable (un-mask)         Not used for the KS88C0416/C0424       Interrupt Level 1 (IRQ1) Enable Bit; Timer 1 Match/Capture or Overflow       0       Disable (mask)       1       Enable (un-mask)       1       Enable (un-mask)

#### NOTES:

- 1. When an interrupt level is masked, any interrupt request is not recognized by the CPU.
- 2. The interrupt levels, IRQ2 and IRQ3, are not used in the KS88C0416/C0424 interrupt structure.



<b>PH</b> — Instruction	n Pointer (H	ligh Byte	e)			DAH		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	X	х	х	х	х	х	х	х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (	High Byte)	)			
	The high- pointer ac register (I	byte instruc Idress (IP1 DBH).	ction pointe 5–IP8). The	er value is t e lower byte	he upper e e of the IP	ight bits of address is	the 16-bit ir located in t	nstruction he IPL

IPL — Instruction	Pointer (L	ow Byte)				DBH		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	X	х	х	х	х	х	х	Х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (	Low Byte)				

## Instruction Pointer Address (Low Byte)

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7-IP0). The upper byte of the IP address is located in the IPH register (DAH).



IPR — Interrupt F	Priority	Reg	ister				FFH		Set 1
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>		x	х	х	х	х	x	х	х
Read/Write	R/	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressi	ng mode only	/				
.7, .4, and .1	Prio	ority C	Control E	Bits for Inter	rupt Group	os A, B, an	d C		
	0	0	0 G	roup priority	undefined				
	0	0	1 B	> C > A					
	0	1	0 A	> B > C					
	0	1	1 B	> A > C					
	1	0	0 C	> A > B					
	1	0	1 C	> B > A					
	1	1	0 A	> C > B					
	1	1	1 G	roup priority	undefined				
.6	Inte	rrupt	Subgro	up C Priority	/ Control E	Bit			
	0	IRQ	6 > IRC	27					
	1	IRQ	7 > IRC	26					
.5	Inte	rrupt	Group	C Priority Co	ontrol Bit				
	0	IRQ	5 > (IR	Q6, IRQ7)					
	1	(IRC	26, IRQ7	) > IRQ5					
.3	Inte	rrupt	Subgro	up B Priority	/ Control E	Bit <sup>(note)</sup>			
	0	IRQ	4						
	1	IRQ	4						
.2	Inte	rrupt	Group I	B Priority Co	ontrol Bit <sup>(n</sup>	iote)			
	0	IRQ	4						
	1	IRQ	4						
.0	Inte	rrupt	Group	A Priority Co	ontrol Bit				
	0	IRQ	0 > IRC	21					
	1	IRQ	1 > IRC	20					
		1							

**NOTE**: The KS88C0416/C0424 interrupt structure uses only six levels: IRQ0, IRQ1, and IRQ4–IRQ7. Because IRQ2 and IRQ3 are not recognized, the interrupt B group and the subgroup settings (IPR.2 and IPR.3) are not evaluated.



IRQ — Interrupt I	Reques	st Reg	gister				DCH		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	L	0	0	0	0	_	_	0	0
Read/Write		R	R	R	R	_	_	R	R
Addressing Mode	Reg	gister a	ddressing	mode only					
.7	Lev	vel 7 (IF	RQ7) Requ	iest Pendi	ing Bit; Ext	ternal Inte	rrupts P0.7	–P0.4	
	0	Not p	ending						
	1	Pend	ing						
.6	Lev	vel 6 (IF	RQ6) Requ	iest Pendi	ing Bit; Ext	ternal Inte	rrupts P0.3	P0.0	
	0	Not p	ending						
	1	Pend	ing						
.4	1 Lev	Pend	ing RQ4) Requ	iest Pendi	ing Bit; Co	unter A In	terrupt		
	0	Not p	endina				lon apt		
	1	Pend	ing						
.3 and .2	Not	used fo	or the KS8	8C0416/C	0424				
.1	Lev	vel 1 (IF	RQ1) Requ	lest Pendi	ing Bit; Tin	ner 1 Matc	h/Capture	or Overflo	w
	0	Not p	ending						
	1	Pend	ing						
.0	Lev	vel 0 (IF	Q0) Requ	iest Pendi	ing Bit; Tin	ner 0 Matc	h/Capture	or Overflo	w
	0	Not p	ending		<u> </u>		•		
	1	Pend	ing						

NOTE: The interrupt levels, IRQ2 and IRQ3, are not used in the KS88C0416/C0424 interrupt structure.



POCONH – P	ort 0 C	ontr	ol Regist	er (High	Byte)		E8H		Set 1
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	(	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	P0.7	/INT4	4 Mode Sel	ection Bit	s				
	0	0	C-MOS in	put mode;	interrupt or	n falling ed	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	I falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	jes		
.5 and .4	<b>P0.6</b> 0 1 1	0 1 0 1	4 Mode Sel C-MOS in C-MOS in Push-pull C-MOS in	ection Bit put mode; put mode; output mode; put mode;	<b>s</b> interrupt or interrupt or de interrupt or	n falling edg n rising and n rising edg	ges I falling edg Jes	jes	
.3 and .2	P0.5	5/INT4	4 Mode Sel	ection Bit	S				
	0	0	C-MOS in	put mode;	interrupt or	n falling edg	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	I falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	jes		
.1 and .0	P0.4	I∕INT₄	4 Mode Sel	ection Bit	S				
	0	0	C-MOS in	put mode;	interrupt or	n falling edg	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	I falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	les		

#### NOTES:

1. The INT4 external interrupts at the P0.7–P0.4 pins share the same interrupt level (IRQ7) and interrupt vector address (E8H).

2. You can assign pull-up resistors to individual port 0 pins by making the appropriate settings to the P0PUR register.



POCONL – Po	rt 0 Co	ontro	l Registe	r (Low B	Byte)		E9H		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	L	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only	,				
.7 and .6	P0.3	3/INT:	3 Mode Sel	ection Bit	S				
	0	0	C-MOS in	put mode;	interrupt or	n falling edg	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	I falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	es		
.5 and .4	P0.2	2/INT2	2 Mode Sel	ection Bit	S				
	0	0	C-MOS in	put mode;	interrupt or	n falling edg	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	I falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	es		
.3 and .2	P0.1	1/INT <sup>·</sup>	1 Mode Sel	ection Bit	S				
	0	0	C-MOS in	put mode;	interrupt or	n falling ede	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	I falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	es		
.1 and .0	P0.0	)/INT(	0 Mode Sel	ection Bit	S				
	0	0	C-MOS in	put mode;	interrupt or	n falling ede	ges		
	0	1	C-MOS in	put mode;	interrupt or	n rising and	l falling edg	jes	
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	put mode;	interrupt or	n rising edg	es		

#### NOTES:

- 1. The INT3–INT0 external interrupts at P0.3–P0.0 are in the interrupt level IRQ6. Each interrupt has a separate vector address.
- 2. You can assign pull-up resistors to individual port 0 pins by making the appropriate settings to the P0PUR register.



POINT — Port 0	Extern	al Int	errupt E	nable Re	egister		F1H		Set 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	L	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddressing	mode only					
.7	P0.7	7 Exte	rnal Interr	upt (INT4)	Enable Bi	t			
	0	Disa	ble interru	ot					
	1	Enat	ole interrup	ot					
.6	P0.6	6 Exte	rnal Interr	upt (INT4)	Enable Bi	t			
	0	Disa	ble interru	ot					
	1	Enab	ole interrup	ot					
.5	P0.5	5 Exte	rnal Interr	upt (INT4)	Enable Bi	t			
	0	Disa	ble interru	ot j					
	1	Enab	ole interrup	ot					
.4	P0.4	L Exte	rnal Interr	upt (INT4)	Enable Bi	t			
	0	Disa	ble interru	ot					
	1	Enat	ole interrup	ot					
.3	P0.3	8 Exte	rnal Interr	upt (INT3)	Enable Bi	t			
	0	Disa	ble interru	ot		-			
	1	Enat	ole interrup	ot					
2	P0 2	) Exte	rnal Interr	unt (INT2)	Enable Bi	+			
-	0	Disa	ble interru	ot	Lilabio Bi				
	1	Enab	ole interrup	ot					
.1	<b>P0.</b> 1	Exte	rnal Interr	upt (INT1)	Enable Bi	t			
	0	Disa	ble interru	ot					
	1	Enab	ole interrup	ot					
.0	P0.0	) Exte	rnal Interr	upt (INT0)	Enable Bi	t			
	0	Disa	ble interrui						
	1	Enat	le interrup	ot					



0 Exter	nal In	terrupt	Pending	Registe	r	F2H		Set 1
	7	.6	.5	.4	.3	.2	.1	.0
(	о С	0	0	0	0	0	0	0
R/	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Regi	ister ad	ldressing	mode only					
P0.7	Exter	nal Interr	upt (INT4)	Pending F	lag (note)			
0	No PC	).7 extern	al interrupt	pending (v	when read)			
1	P0.7 e	external in	nterrupt is p	ending (wh	nen read)			
P0.6	Exter	nal Interr	upt (INT4)	Pending F	lag			
0	No PC	).6 extern	al interrupt	pending (v	when read)			
1	P0.6 e	external in	nterrupt is p	ending (wh	nen read)			
P0.5	Exter	nal Interr	upt (INT4)	Pending F	lag			
0	No PC	).5 extern	al interrupt	pending (v	when read)			
1	P0.5 e	external in	nterrupt is p	ending (wh	nen read)			
P0.4	Exter	nal Interr	upt (INT4)	Pending F	lag			
0	No PC	).4 extern	al interrupt	pending (v	when read)			
1	P0.4 e	external in	nterrupt is p	ending (wł	nen read)			
P0.3	Exter	nal Interr	upt (INT3)	Pending F	lag			
0	No PC	).3 extern	al interrupt	pending (v	when read)			
1	P0.3 e	external in	nterrupt is p	ending (wh	nen read)			
P0.2	Exter	nal Interr	upt (INT2)	Pending F	laq			
0	No PC	).2 extern	al interrupt	pending (v	when read)			
1	P0.2 e	external in	nterrupt is p	pending (wł	nen read)			
P0.1	Exter	nal Interr	upt (INT1)	Pending F	lag			
0	No PC	).1 extern	al interrupt	pending (v	when read)			
1	P0.1 e	external in	nterrupt is p	pending (wh	nen read)			
P0.0	Exter	nal Interr	upt (INT0)	Pendina F	laq			
0	No PC	).0 extern	al interrupt	pendina (v	when read)			
1	P0.0 e	external i	nterrupt is r	endina (wł	nen read)			
	D Exter D Exter D Exter D Exter D R R P P 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 1 P 0 0 0 0 1 P 0 0 0 0 1 P 0 0 0 0 1 P 0 0 0 0 1 P 0 0 0 0 0 0 0 0 0 0 0 0 0	.7         0         R/W         Register ad <b>P0.7 Extern</b> 0       No PC         1       P0.7 @ <b>P0.6 Extern</b> 0       No PC         1       P0.6 @ <b>P0.5 Extern</b> 0       No PC         1       P0.5 @ <b>P0.4 Extern</b> 0       No PC         1       P0.4 @ <b>P0.3 Extern</b> 0       No PC         1       P0.3 @ <b>P0.2 Extern</b> 0       No PC         1       P0.3 @ <b>P0.1 Extern</b> 0       No PC         1       P0.1 @ <b>P0.0 Extern</b> 0       No PC         1       P0.1 @	O External Interrupt         .7       .6         0       0         R/W       R/W         Register addressing         P0.7 External Interr         0       No P0.7 external interr         1       P0.7 external interr         0       No P0.7 external interr         0       No P0.6 external interr         0       No P0.6 external interr         0       No P0.5 external interr         0       No P0.5 external interr         0       No P0.5 external interr         0       No P0.4 external interr         0       No P0.4 external interr         0       No P0.3 external interr         0       No P0.3 external interr         0       No P0.3 external interr         0       No P0.2 external interr         0       No P0.2 external interr         0       No P0.2 external interr         0       No P0.1 external interr         0       No P0.1 external interr         0       No P0.1 external interr         0       No P0.0 external interr         0       No P0.1 external interr         0       No P0.0 external interr	O External Interrupt Pending         .7       .6       .5         0       0       0         R/W       R/W       R/W         Register addressing mode only <b>P0.7 External Interrupt (INT4)</b> 0       No P0.7 external interrupt (INT4)         0       No P0.7 external interrupt (INT4)         0       No P0.7 external interrupt (INT4)         0       No P0.6 external interrupt (INT4)         0       No P0.6 external interrupt (INT4)         0       No P0.6 external interrupt (INT4)         0       No P0.5 external interrupt (INT4)         0       No P0.5 external interrupt (INT4)         0       No P0.5 external interrupt (INT4)         0       No P0.4 external interrupt (INT4)         0       No P0.4 external interrupt (INT4)         0       No P0.3 external interrupt (INT3)         0       No P0.3 external interrupt (INT2)         0       No P0.2 external interrupt (INT2)         0       No P0.2 external interrupt is p <b>P0.2 External Interrupt (INT2)</b> 0       No P0.2 external interrupt is p <b>P0.1 External Interrupt (INT1)</b> 0       No P0.1 external interrupt is p	O       External Interrupt Pending Register         .7       .6       .5       .4         0       0       0       0         R/W       R/W       R/W       R/W         Register addressing mode only       P0.7 External Interrupt (INT4) Pending F         0       No P0.7 external interrupt pending (w         1       P0.7 external interrupt is pending (wf         P0.6 External Interrupt (INT4) Pending F         0       No P0.6 external interrupt pending (wf         P0.6 External Interrupt (INT4) Pending F         0       No P0.6 external interrupt pending (wf         P0.5 External Interrupt (INT4) Pending F         0       No P0.5 external interrupt pending (wf         P0.4 External Interrupt (INT4) Pending F         0       No P0.4 external interrupt pending (wf         P0.4 external interrupt is pending (wf         P0.3 External Interrupt (INT3) Pending F         0       No P0.3 external interrupt pending (wf         P0.2 External Interrupt (INT2) Pending F         0       No P0.2 external interrupt pending (wf         P0.2 External Interrupt (INT2) Pending F         0       No P0.2 external interrupt pending (wf         P0.1 External Interrupt (INT1) Pending F         0       No P0.1 external interrupt pending (	O External Interrupt Pending Register         .7       .6       .5       .4       .3         0       0       0       0       0         R/W       R/W       R/W       R/W       R/W         P0.7 External Interrupt (INT4) Pending Flag (note)       0       No P0.7 external interrupt pending (when read)         1       P0.7 External Interrupt (INT4) Pending Flag       (note)         0       No P0.7 external interrupt is pending (when read)         1       P0.7 external interrupt (INT4) Pending Flag         0       No P0.6 external interrupt pending (when read)         1       P0.6 external interrupt is pending (when read)         1       P0.6 external interrupt pending (when read)         1       P0.6 external interrupt pending (when read)         1       P0.6 external interrupt is pending (when read)         1       P0.5 external interrupt (INT4) Pending Flag         0       No P0.5 external interrupt pending (when read)         1       P0.4 external interrupt is pending (when read)         1       P0.4 external interrupt (INT3) Pending Flag         0       No P0.3 external interrupt pending (when read)         1       P0.3 external interrupt is pending (when read)         1       P0.2 external interrupt is pending (when read)	D External Interrupt Pending Register       F2H         .7       .6       .5       .4       .3       .2         0       0       0       0       0       0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         P0.7       External Interrupt (INT4) Pending Flag (note)       0       No P0.7 external interrupt pending (when read)       1       P0.7 external interrupt is pending (when read)       1       P0.7 external interrupt is pending (when read)       1       P0.7 external interrupt pending (when read)       1       P0.6 external interrupt pending (when read)       1       P0.6 external interrupt is pending (when read)       1       P0.6 external interrupt (INT4) Pending Flag       0       No P0.5 external interrupt pending (when read)       1       P0.5 external interrupt is pending (when read)       1       P0.5 external interrupt (INT4) Pending Flag       0       No P0.4 external interrupt pending (when read)       1       P0.4 external interrupt is pending (when read)       1       P0.4 external interrupt is pending (when read)       1       P0.3 external interrupt is pending (when read)       1       P0.3 external interrupt (INT3) Pending Flag       0       No P0.2 external interrupt pending (when read)       1       P0.2 external interrupt pending (when read)       1       P0.2 external interrupt pending (when read)       1       P0.2 external interrupt p	D External Interrupt Pending Register       F2H         .7       .6       .5       .4       .3       .2       .1         0       0       0       0       0       0       0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         P0.7       External Interrupt (INT4) Pending Flag (note)       0       No       No       P0.7       external interrupt pending (when read)       1       P0.7 external interrupt is pending (when read)       1       P0.7 external interrupt pending (when read)       1       P0.6 external interrupt pending (when read)       1       P0.5 external interrupt pending (when read)       1       P0.5 external interrupt is pending (when read)       1       P0.5 external interrupt (INT4) Pending Flag       0       No P0.4 external interrupt pending (when read)       1       P0.4 external interrupt (INT3) Pending Flag       0       No P0.3 external interrupt pending (when read)       1       P0.3 external interrupt is pending (when read)       1       P0.3 external interrupt is pending (when read)       1       P0.2 external interrupt is pending (when read)       1       P0.2 external interrupt pending (when read)       1       P0.1 ext

**NOTE**: To clear an interrupt pending condition, write a "0" to the appropriate pending flag. Writing a "1" to an interrupt pending flag (P0PND.0–.7) has no effect.



<b>P0PUR</b> — Port (	0 Pull-	Up Ro	esistor I	Enable R	egister		E7H		Set 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	<u> </u>	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddressing	mode only					
.7	P0.7	7 Pull-	Up Resist	tor Enable	Bit				
	0	Disa	ble pull-up	o resistor					
	1	Enat	ole pull-up	resistor					
.6	P0.6	6 Pull-	Up Resist	tor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.5	P0.	5 Pull-	Up Resist	tor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ble pull-up	resistor					
.4	P0.4	4 Pull-	Up Resist	tor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.3	P0.3	B Pull-	Up Resist	tor Enable	Bit		_	_	_
	0	Disa	 ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.2	- P0.2	2 Pull-	Up Resist	tor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ble pull-up	resistor					
.1	P0.1	l Pull-	Up Resist	tor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	le pull-up	resistor					
.0	P0.0	) Pull-	Up Resis	tor Enable	Bit				
-	0	Disa	ble pull-up	resistor					
	1	Enat	ble pull-up	resistor					



P1CONH – Po	ort 1 Co	ontro	ol Registe	er (High	Byte)		EAH		Set
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister	addressing	mode only	1				
7 and .6	P1.7	7 Moo	de Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-drai	in output n	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
F and A		- M	de Celestie	n D:40					
.5 and .4	P1.								
	0	1	Open drai		nada				
	1	0			do				
	1	1	Invalid se						
	1	1		lection					
.3 and .2	P1.	5 Moo	de Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-drai	in output n	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
1 and .0	P1.4	4 Moo	de Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-drai	in output n	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					

**NOTE:** Pull-up resistors can be assigned to individual port 1 pins by making the appropriate settings to the P1PUR control register, location ECH, set 1.



P1CONL – Po	rt 1 Co	ntro	l Registe	er (Low B	syte)		EBH		Set ?
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	P1.3	3 Moc	le Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
.5 and .4	P1.2	2 Moc	le Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
.3 and .2	<b>P1.</b> 1	l Moc	le Selectio	n Bits					
	0	0	C-MOS ir	put mode					
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
.1 and .0	P1.0	) Moc	le Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					

**NOTE:** Pull-up resistors can be assigned to individual port 1 pins by making the appropriate settings to the P1PUR control register, location ECH, set 1.



P1PUR — Port	1 Pull-	Up Ro	esistor E	Enable R	egister		ECH		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	L	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	ddressing	mode only					
.7	P1.	7 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.6	P1.0	6 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.5	P1.	5 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.4	P1.4	4 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.3	P1.:	3 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.2	P1.:	2 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ole pull-up	resistor					
.1	P1.	1 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ble pull-up	resistor					
.0	P1.0	0 Pull-	Up Resist	or Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enat	ble pull-up	resistor					



P2CONH — Pa	ort 2 Co	ontro	l Registe	er (High I	Byte)	EEH			Set 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	P2.7	7 Moc	le Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-dra	in output m	ode				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
5 and 4	<b>D</b> 2 (	Mod	la Salactia	n Bite					
.5 and .4	0		C-MOS in	nut mode					
	0	1	Open-dra	in output m	ode				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
2 and 2	<b>D</b> 2 /	- Maa	la Calaatia	n Dite					
.5 and .2	P2.3		C-MOS in						
	0	1	Open-dra	in output m	ode				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					
		•							
.1 and .0	P2.4	4 Moc	le Selectio	n Bits					
	0	0	C-MOS in	put mode					
	0	1	Open-dra	in output m	ode				
	1	0	Push-pull	output mo	de				
	1	1	Invalid se	lection					

**NOTE:** Pull-up resistors can be assigned to individual port 2 pins by making the appropriate settings to the P2PUR control register, location EDH, set 1.



P2CONL – Po	rt 2 Co	ntro	l Registe	er (Low E	Byte)		EFH		Set 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only	,				
.7 and .6	P2.3	8 Moc	le Selectio	n Bits					
	0	0	C-MOS in	put mode;	interrupt of	n falling ed	ges		
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	nput mode;	interrupt o	n rising edg	jes		
.5 and .4	P2.2	2 Moc	le Selectio	n Bits					
	0	0	C-MOS in	nput mode;	interrupt o	n falling ed	ges		
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	C-MOS in	nput mode;	interrupt o	n rising edg	jes		
.3 and .2	<b>P2.</b> 1	Mod	le Selectio	n Bits					
	0	0	C-MOS ir	put mode;	interrupt o	n falling edg	ges		
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	C-MOS ir	nput mode;	interrupt o	n rising edg	les		
				<u>·</u>			·		
.1 and .0	P2.0	) Moc	le Selectio	n Bits					
	0	0	C-MOS ir	put mode;	interrupt o	n falling ed	ges		
	0	1	Open-dra	in output m	node				
	1	0	Push-pull	output mo	de				
	1	1	C-MOS ir	nput mode;	interrupt o	n rising edg	les		

**NOTE**: Pull-up resistors can be assigned to individual port 2 pins by making the appropriate settings to the P2PUR control register, location EDH, set 1.



P2INT — Port 2	External I	nterrupt E	nable R	egister		E5H		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	_	_	_	_	0	0	0	0
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
Addressing Mode	Register	addressing	mode only	/				
.7–.4	Not use	d for the KS8	8C0416/C	0424				
.3	P2.3 Ex	ternal Interr	upt (INT8)	) Enable Bi	t			
	0 Dis	able interrup	ot					
	1 En	able interrup	t					
.2	P2.2 Ex	ternal Interr	upt (INT7)	) Enable Bi	t			
	0 Dis	able interrup	ot					
	1 En	able interrup	t					
.1	P2.1 Ex	ternal Interr	upt (INT6)	) Enable Bi	t			
	0 Dis	able interrup	ot					
	1 En	able interrup	t					
.0	P2.0 Ex	ternal Interr	upt (INT5)	) Enable Bi	t			
	0 Dis	able interrup	ot					
	1 En	able interrup	t					



P2PND — Port 2	2 Exter	nal Ir	terrupt	Pending	l Registe	r	E6H		Set 1		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
<b>RESET Value</b>		_	_	_	_	0	0	0	0		
Read/Write		_	_	_	_	R/W	R/W	R/W	R/W		
Addressing Mode	Register addressing mode only										
.7–.4	Not	used fo	or the KS8	8C0416/C	0424						
.3	P2.3 External Interrupt (INT8) Pending Flag										
	0 No P2.3 external interrupt pending (when read)										
	1	P2.3	external in	terrupt is p	pending (wh	nen read)					
.2	P2.2 External Interrupt (INT7) Pending Flag										
	0 No P2.2 external interrupt pending (when read)										
	1 P2.2 external interrupt is pending (when read)										
.1	<b>P2.</b> 1	l Exter	nal Interru	upt (INT6)	Pending F	lag					
	0	No P2	2.1 externa	al interrupt	pending (v	when read)					
	1	P2.1	external in	terrupt is p	pending (wh	nen read)					
.0	P2.(	) Exter	nal Interru	upt (INT5)	Pending F	lag					
	0	No P2	2.0 externa	al interrupt	pending (v	vhen read)					
	1 P2.0 external interrupt is pending (when read)										

**NOTE**: To clear an interrupt pending condition, write a "0" to the appropriate pending flag. Writing a "1" to an interrupt pending flag (P2PND.0–.3) has no effect.



P2PUR — Port 2	2 Pull-	Up Ro	esistor l	Enable R	egister		EDH		Set 1			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
<b>RESET Value</b>	L	0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	Register addressing mode only										
.7	P2.7 Pull-Up Resistor Enable Bit											
	0	Disa	ble pull-up	resistor								
	1	Enab	ole pull-up	resistor								
.6	P2.6	6 Pull-	Up Resis	tor Enable	Bit							
	0	Disa	ble pull-up	resistor								
	1	Enab	le pull-up	resistor								
.5	P2.5	5 Pull-	Up Resis	tor Enable	Bit							
	0	Disa	· ble pull-up	resistor								
	1	Enab	le pull-up	resistor								
.4	P2.4 Pull-Up Resistor Enable Bit											
	0	Disa	ble pull-up	resistor								
	1	Enab	le pull-up	resistor								
.3	P2.3	3 Pull-	Up Resis	tor Enable	Bit							
	0	Disa	ble pull-up	resistor								
	1	Enab	le pull-up	resistor								
.2	P2.2	2 Pull-	Up Resis	tor Enable	Bit							
-	0	Disa	ble pull-up	resistor								
	1	Enab	le pull-up	resistor								
.1	P2.1	l Pull-	Up Resis	tor Enable	Bit							
	0	Disa	ble pull-up	resistor								
	1	Enab	ole pull-up	resistor								
.0	P2.0	) Pull-	Up Resis	tor Enable	Bit							
	0 Disable pull-up resistor											
	1	Enab	le pull-up	resistor								



P3CON — Port	3 Cont	rol F	Registe			Set 1						
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
<b>RESET Value</b>		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	addressir	g mode only	,							
.7–.5	P3.1 Configuration Bits											
	0	х	0 C-	C-MOS input mode (P3.1/T0CK)								
	1	х	0 C-	C-MOS input mode with pull-up (P3.1/T0CK)								
	0	0	1 Pu	Push-pull output mode (P3.1/REM)								
	0	1	1 O	Open-drain output mode (P3.1/REM)								
	1	1	1 Op	Open-drain output mode with pull-up (P3.1/REM)								
4	P3 1		ernative	Function En	ahle Bit							
	0 Normal I/O function (P3.1)											
	1	1 REM/T0CK										
3	 P3 (		rnative F	unction En	able Bit							
	0 Normal I/O function (P3.0)											
	L '	1.01										
.2–.0	P3.0	P3.0 Configuration Bits										
	0	х	0 C-	MOS input n	node (P3.0/	T0_T1CAF	<sup>&gt;</sup> )					
	1	х	0 C-	C-MOS input mode with pull-up (P3.0/T0 T1CAP)								

NOT	ES:

1. An "x" means that the bit setting is not evaluated (doesn't matter).

0

0

1

0

1

1

1

1

1

2. The port 3 data register, P3, at location E3H, contains three bit values which correspond to the following port 3 pin functions (other data register bits are not used for the KS88C0416/C0424):

Push-pull output mode (P3.0/T0PWM) Open-drain output mode (P3.0/T0PWM)

Open-drain output mode with pull-up (P3.0/T0PWM)

- a. P3, bit 5: carrier signal on ("1") or off ("0").
- b. P3, bit 1: P3.1/REM/T0CK pin status.
- c. P3, bit 0: P3.0/T0PWM/T0CAP/T1CAP pin level.



<b>PP</b> — Register Pa	ge Poir	nter						DFH		Set 1
Bit Identifier	.7	,		6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	0		(	)	0	0	0	0	0	0
Read/Write	R/\	Ν	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Regis	ster a	ddres	ssing	mode only					
.7–.4	Destination Register Page Selection Bits									
	0	0	0	0	Destinatio	n: page 0 <sup>(</sup>	(note)			
.3–.0	Source Register Page Selection Bits									
	0	0	0	0	Source: page 0 <sup>(note)</sup>					

**NOTE**: In the KS88C0416/C0424 microcontroller, a paged expansion of the internal register file is not implemented. For this reason, only page 0 settings are valid. Register page pointer values for the source and the destination register page are automatically set to "0000B" following a hardware reset. These values should not be changed during the normal operation.


RP0 — Register I	Pointer 0					D6H		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	1	1	0	0	0	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_
Addressing Mode	Register a	addressing	only					
.7–.3	Register p areas in th two 8-byte RP0 point register sl	Pointer 0 A pointer 0 ca ne register sl e register sl es to the ad ice C0H–C	Address V in independ file. Using lices at one dress C0H 7H.	alue dently point the register e time as ac in the regis	to one of t pointers F ctive workir ster set 1, s	the 24 8-by RP0 and RF ng register s selecting the	te working 21, you can space. Afte e 8-byte wo	register select sr a reset, orking
.2–.0	Not used	for the KS8	8C0416/C	0424				

Pointer 1					D7H		Set 1
.7	.6	.5	.4	.3	.2	.1	.0
1	1	0	0	1	_	_	_
R/W	R/W	R/W	R/W	R/W	_	_	_
Register a	addressing	only					
Register Register areas in t two 8-byte RP1 poin register s	Pointer 1 ca pointer 1 ca he register e register s ts to the ac lice C8H–C	Address V an indepen file. Using lices at one ldress C8H CFH.	dently point the register time as ac in the regis	t to one of t r pointers R ctive workir ster set 1, s	the 24 8-by RP0 and RF ng register s selecting th	te working 1, you can space. Afte e 8-byte wo	register select r a reset, orking
Not used	for the KS8	38C0416/C	0424				
	Pointer 1 .7 1 R/W Register a Register areas in t two 8-byte RP1 poin register s	Pointer 1.7.611R/WR/WRegister addressingRegister addressingRegister Pointer 1Register pointer 1areas in the registertwo 8-byte register sRP1 points to the adregister slice C8H–CNot used for the KS8	Pointer 1.7.6110R/WR/WR/WRegister addressing onlyRegister Pointer 1 Address VRegister pointer 1 can independareas in the register file. Using two 8-byte register slices at one RP1 points to the address C8H register slice C8H–CFH.Not used for the KS88C0416/C	Pointer 1.7.6.5.41100R/WR/WR/WR/WRegister addressing onlyRegister addressing onlyRegister Pointer 1 Address ValueRegister Pointer 1 Address ValueRegister pointer 1 can independently point areas in the register file. Using the register two 8-byte register slices at one time as an RP1 points to the address C8H in the register slice C8H–CFH.Not used for the KS88C0416/C0424	Pointer 1.7.6.5.4.311001R/WR/WR/WR/WR/WRegister addressing onlyRegister addressing onlyRegister Pointer 1 Address ValueRegister pointer 1 can independently point to one of tareas in the register file. Using the register pointers Ftwo 8-byte register slices at one time as active workirRP1 points to the address C8H in the register set 1, sregister slice C8H–CFH.Not used for the KS88C0416/C0424	Pointer 1    D7H      .7    .6    .5    .4    .3    .2      1    1    0    0    1    -      R/W    R/W    R/W    R/W    -    Register addressing only      Register Pointer 1 Address Value      Register pointer 1 can independently point to one of the 24 8-byte areas in the register file. Using the register pointers RP0 and RP two 8-byte register slices at one time as active working register set RP1 points to the address C8H in the register set 1, selecting the register slice C8H–CFH.      Not used for the KS88C0416/C0424    Not used for the KS88C0416/C0424	Pointer 1    D7H      .7    .6    .5    .4    .3    .2    .1      1    1    0    0    1    -    -      R/W    R/W    R/W    R/W    -    -      Register addressing only    Register Pointer 1 Address Value    -    -      Register pointer 1 can independently point to one of the 24 8-byte working areas in the register file. Using the register pointers RP0 and RP1, you can two 8-byte register slices at one time as active working register space. Afte RP1 points to the address C8H in the register set 1, selecting the 8-byte working register slice C8H–CFH.      Not used for the KS88C0416/C0424    -



# **SPL** — Stack Pointer (Low Byte) D9H Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0					
<b>RESET Value</b>	х	х	х	х	х	х	х	х					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Addressing Mode	Register a	Register addressing mode only											
.7–.0	Stack Po	inter Addr	ess (Low E	Byte)									
	The SP va	alue is unde	efined after	a reset.									



STOPCON — Stop Control Register								Set 1				
Bit Identifier	-	7	-	6		5	-	4	.3	.2	.1	.0
<b>RESET Value</b>	(	)	(	C	(	)	(	)	0	0	0	0
Read/Write	V	V	٧	V	V	V	V	V	W	W	W	W
Addressing Mode	Regi	ster a	ddre	ssing	mode	only						
.7–.0	Stop	o Con	trol F	Regist	ter er	able	bits					
	1	0	1	0	0	1	0	1	Enable S	TOP mode		

#### NOTES:

- To get into STOP mode, the stop control register must be enabled just before the STOP instruction.
  When STOP mode is released, the stop control register (STOPCON) value is cleared automatically.
  It is prohibited to write another value into STOPCON.



SYM — System N	Mode F	Regis	ster				DEH		Set 1			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
<b>RESET Value</b>		0	_	_	х	х	х	0	0			
Read/Write	R	/W	_	-	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	address	ing mode only								
.7	Tri-	ri-State External Interface Control Bit <sup>(1)</sup>										
	0	Norr	mal ope	ration (disable	tri-state op	peration)						
	1	Set	externa	l interface lines	s to high im	pedance (	enable tri-s	tate operat	ion)			
.6 and .5	Not	used	for the	KS88C0416/C	0424							
.4–.2	Fas	t Inte	rrupt Lo	evel Selection	Bits <sup>(2)</sup>							
	0	0	0 I	RQ0								
	0	0	1 I	RQ1								
	0	1	1 0	Not used for the	e KS88C0	416/C0424						
	0	1	1	Not used for the	e KS88C04	16/C0424						
	1	0	0 I	RQ4								
	1	0	1 I	RQ5								
	1	1	0 I	RQ6								
	1	1	1 I	RQ7								
.1	Fas	t Inte	rrupt E	nable Bit <sup>(3)</sup>								
	0	Disa	able fast	t interrupt proc	essina							
	1	Ena	ble fast	interrupt proce	essing							
.0	Glo	bal In	terrupt	Enable Bit <sup>(4)</sup>								
	0	Disa	able glo	bal interrupt pr	ocessing							
	1	Ena	ble glob	al interrupt pro	ocessing							

#### NOTES:

- 1. Because an external interface is not implemented for the KS88C0416/C0424, SYM.7 must always be "0".
- 2. You can select only one interrupt level at a time for fast interrupt processing.
- 3. Setting SYM.1 to "1" enables fast interrupt processing for the interrupt level currently selected by SYM.2–SYM.4.
- 4. After a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a "1" to SYM.0).



TOCON — Time	r 0 Coi	ntrol	Registe	r			D2H		Set 1
Bit Identifier	-	.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	<u> </u>	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	Tim	er 0 I	nput Clock	Selection	Bits				
	0	0	f <sub>OSC</sub> /4096	6					
	0	1	f <sub>OSC</sub> /256						
	1	0	f <sub>OSC</sub> /8						
	1	1	External of	clock input	(at the T0C	K pin, P3.1	)		
.5 and .4	Tim	er 0 (	Operating I	Mode Sele	ction Bits				
	0	0	Interval tir	mer mode (	(counter cle	eared by ma	atch signal)		
	0	1	Capture n	node (rising	g edges, co	unter runni	ng, OVF in	terrupt can	occur)
	1	0	Capture n	node (fallin	g edges, co	ounter runn	ing, OVF ir	nterrupt car	n occur)
	1	1	PWM mod	de (OVF in	terrupt can	occur)			
.3	Tim	er 0 (	Counter Cle	ear Bit					
	0	No e	effect (wher	n write)					
	1	Clea	ar T0 count	er, T0CNT	(when write	e)			
.2	Tim	er 0 (	Overflow In	nterrupt Er	nable Bit <sup>(n</sup>	ote)			
	0	Disa	ble T0 ove	rflow interr	upt				
	1	Ena	ble T0 over	rflow interru	upt				
.1	Tim	er 0 N	/latch/Capt	ture Interro	upt Enable	Bit			
	0	Disa	ble T0 mat	ch/capture	interrupt				
	1	Ena	ble T0 mate	ch/capture	interrupt				
.0	Tim	er O N	/latch/Capt	ture Interro	upt Pendin	ig Flag			
	0	No <sup>-</sup>	F0 match/ca	apture inter	rrupt pendir	ng (when re	ead)		
	0	Clea	ar T0 match	n/capture in	nterrupt per	nding condit	tion (when	write)	
	1	T0 r	natch/captu	ure interrup	t is pending	g (when rea	ıd)		
	1	No	effect (whe	n write)					

**NOTE:** A timer 0 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 0 match/ capture interrupt, IRQ0, vector FCH, must be cleared by the interrupt service routine.



T1CON — Time	r 1 Coi	ntrol	Register	r			FAH		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	<u>I</u>	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	addressing	mode only	1				
.7 and .6	Tim	er 1 I	nput Clock	Selectior	n Bits				
	0	0	f <sub>OSC</sub> /4						
	0	1	f <sub>OSC</sub> /8						
	1	0	f <sub>OSC</sub> /16						
	1	1	Internal cl	ock (count	er A flip-flo	p, T-FF)			
.5 and .4	Tim	er 1 (	Operating I	Mode Sele	ction Bits				
	0	0	Interval tir	ner mode	(counter cle	eared by ma	atch signal)	)	
	0	1	Capture m	node (risin	g edges, co	unter runni	ng, OVF ca	an occur)	
	1	0	Capture m	node (fallin	ig edges, co	ounter runn	ing, OVF c	an occur)	
	1	1	Capture m	node (rising	g and falling	g edges, co	ounter runni	ing, OVF ca	an occur)
.3	Tim	er 1 (	Counter Clo	ear Bit					
	0	No	effect (wher	ר write)					
	1	Clea	ar T1 counte	er, T1CNT	(when write	e)			
.2	Tim	er 1 (	Overflow In	nterrupt Er	nable Bit (s	see Note)			
	0	Disa	able T1 ove	rflow interr	upt				
	1	Ena	ble T1 over	flow interru	upt				
.1	Tim	er 1 l	Match/Capt	ture Interr	upt Enable	Bit			
	0	Disa	able T1 mat	ch/capture	interrupt				
	1	Ena	ble T1 mate	ch/capture	interrupt				
.0	Tim	er 1 l	Match/Capt	ture Interr	upt Pendin	ig Flag			
	0	No	T1 match/ca	apture inter	rrupt pendir	ng (when re	ead)		
	0	Clea	ar T1 match	n/capture ir	nterrupt pen	nding condi	tion (when	write)	
	1	T1 r	natch/captu	ure interrup	t is pending	g (when rea	ad)		
	1	No	effect (wher	n write)		-	·		

**NOTE:** A timer 1 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 1 match/ capture interrupt, IRQ1, vector F6H, must be cleared by the interrupt service routine.



# 5 INTERRUPT STRUCTURE

# OVERVIEW

The KS88-series interrupt structure has three basic components: levels, vectors, and sources. The SAM87 CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

#### Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0–level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The KS88C0416/C0424 interrupt structure recognizes six interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are just identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR settings lets you define more complex priority relationships between different levels.

#### Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128. (The actual number of vectors used for the KS88-series devices is always much smaller.) If an interrupt level has more than one vector address, the vector priorities are set in hardware. The KS88C0416/C0424 use fifteen vectors. One vector address is shared by four interrupt sources.

#### Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the KS88C0416/C0424 interrupt structure, there are eighteen possible interrupt sources.

When a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.



#### **INTERRUPT TYPES**

The three components of the KS88 interrupt structure described before — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5-1):

Type 1: One level (IRQn) + one vector  $(V_1)$  + one source  $(S_1)$ 

Type 2: One level (IRQn) + one vector  $(V_1)$  + multiple sources  $(S_1 - S_n)$ 

Type 3: One level (IRQn) + multiple vectors  $(V_1 - V_n)$  + multiple sources  $(S_1 - S_n, S_{n+1} - S_{n+m})$ 

In the KS88C0416/C0424 microcontroller, all three interrupt types are implemented.



Figure 5-1. KS88-Series Interrupt Types



#### KS88C0416/C0424 INTERRUPT STRUCTURE

The KS88C0416/C0424 microcontrollers support eighteen interrupt sources. Fourteen of the interrupt sources have a corresponding interrupt vector address; the remaining four interrupt sources share the same vector address. Six interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 5-2.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts. All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.



LEVEL	VECTOR	SOURCE	RESET/CLEAR
RESET	100H	Basic timer overflo	w H/W
	Г FCH	Timer 0 match/cap	ture S/W
IRQU ——	FAH(	) Timer 0 overflow	H/W
	F6H1	Timer 1 match/cap	ture S/W
IRQ1 ——	F4H(	) Timer 1 overflow	H/W
IRQ4	ECH	Counter A	H/W
	D6H3	P2.3 external inter	rupt S/W
IDOS	D4H2	P2.2 external inter	upt S/W
	D2H1	P2.1 external inter	rupt S/W
	DонС	P2.0 external inter	rupt S/W
	Е6Н	P0.3 external inter	rupt S/W
IDOC	E4H2	P0.2 external inter	upt S/W
	E2H	P0.1 external inter	rupt S/W
	ЕОН	P0.0 external inter	rupt S/W
	Г	P0.7 external inter	upt S/W
	F8H	P0.6 external inter	upt S/W
		P0.5 external inter	upt S/W
	L	P0.4 external inter	rupt S/W
NOTE: For in the hi level	terrupt levels with two or more vec ghest priority. For example, FAH h IRQ0. These priorities are fixed in h	tors, the lowest vector address usu as higher priority (0) than FCH (1) hardware.	ally has within the

Figure 5-2. KS88C0416/C0424 Interrupt Structure



#### **INTERRUPT VECTOR ADDRESSES**

All interrupt vector addresses for the KS88C0416/C0424 interrupt structure are stored in the vector address area of the internal 16/24-Kbyte ROM, 00H–FFH (see Figure 5-3).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses).

The program reset address in the ROM is 0100H.



Figure 5-3. ROM Vector Address Area



Vector	Address	Interrupt Source	Req	uest	Reset	/Clear
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
254	100H	Basic timer overflow	RESET	-	$\checkmark$	
252	FCH	Timer 0 (match/capture)	IRQ0	1		
250	FAH	Timer 0 overflow		0	$\checkmark$	
246	F6H	Timer 1 (match/capture)	IRQ1	1		
244	F4H	Timer 1 overflow		0	$\checkmark$	
236	ECH	Counter A	IRQ4	_	$\checkmark$	
232	E8H	P0.7 external interrupt	IRQ7	_		$\checkmark$
232	E8H	P0.6 external interrupt				$\checkmark$
232	E8H	P0.5 external interrupt				$\checkmark$
232	E8H	P0.4 external interrupt				$\checkmark$
230	E6H	P0.3 external interrupt	IRQ6	3		$\checkmark$
228	E4H	P0.2 external interrupt		2		$\checkmark$
226	E2H	P0.1 external interrupt		1		$\checkmark$
224	E0H	P0.0 external interrupt		0		$\checkmark$
214	D6H	P2.3 external interrupt	IRQ5	3		$\checkmark$
212	D4H	P2.2 external interrupt		2		$\checkmark$
210	D2H	P2.1 external interrupt		1		$\checkmark$
208	D0H	P2.0 external interrupt		0		$\checkmark$

# Table 5-1. KS88C0416/C0424 Interrupt Vectors

#### NOTES:

1. Interrupt priorities are identified in inverse order: "0" is the highest priority, "1" is the next highest, and so on.

2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.



#### **ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)**

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur, according to the established priorities.

#### NOTE

The system initialization routine executed after a reset must always contain an EI instruction to globally enable the interrupt structure.

During the normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register. Although you can directly manipulate SYM.0 to enable or disable interrupts, it is recommended that you use the EI and DI instructions instructions instead.

#### SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Control Register	ID	R/W	Function Description
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the six interrupt levels: IRQ0, IRQ1, and IRQ4–IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The six levels of the KS88C0416/C0424 are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ4, and group C is IRQ5, IRQ6, and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.
System mode register	SYM	R/W	Dynamic global interrupt processing enable/disable, fast interrupt processing, and external interface control (An external memory interface is not implemented in the KS88C0416/C0424 microcontroller).

#### Table 5-2. Interrupt Control Register Overview



# INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. Among the system-level control points in the interrupt structure are:

- Global interrupt enabled and disabled (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

# NOTE

When writing an application program that deals with interrupt processing, be sure to include the necessary register file address (register pointer) information.



Figure 5-4. Interrupt Function Diagram



#### PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by that peripheral (see Table 5-3).

Interrunt Source	Interrunt Lovel	Pagistar(s)	Location(s) in Set 1
		Register(s)	Eocation(s) In Set 1
Timer 0 match/capture or timer 0 overflow	IRQ0	T0CON <sup>(note)</sup> T0DATA	D2H D1H
Timer 1 match/capture or timer 1 overflow	IRQ1	T1CON <sup>(note)</sup> T1DATAH, T1DATAL	FAH F8H, F9H
Counter A	IRQ4	CACON CADATAH, CADATAL	F3H F4H, F5H
P0.7 external interrupt P0.6 external interrupt P0.5 external interrupt P0.4 external interrupt	IRQ7	POCONH POINT POPND	E8H F1H F2H
P0.3 external interrupt P0.2 external interrupt P0.1 external interrupt P0.0 external interrupt	IRQ6	POCONL POINT POPND	E9H F1H F2H
P2.3 external interrupt P2.2 external interrupt P2.1 external interrupt P2.0 external interrupt	IRQ5	P2CONL P2INT P2PND	EFH E5H E6H

#### Table 5-3. Interrupt Source Control and Data Registers

**NOTE**: Because the timer 0 and timer 1 overflow interrupts are cleared by hardware, the T0CON and T1CON registers control only the enable/disable functions. The T0CON and T1CON registers contain enable/disable and pending bits for the timer 0 and timer 1 match/capture interrupts, respectively.



#### SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (set 1, DEH), is used to globally enable and disable interrupt processing and to control fast interrupt processing (see Figure 5-5).

A reset clears SYM.7, SYM.1, and SYM.0 to "0". The 3-bit value for fast interrupt level selection, SYM.4–SYM.2, is undetermined.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. In order to enable interrupt processing, an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although you can manipulate SYM.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the EI and DI instructions for this purpose.



Figure 5-5. System Mode Register (SYM)



#### INTERRUPT MASK REGISTER (IMR)

The interrupt mask register, IMR (set 1, DDH) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to the register location DDH in set 1. Bit values can be read and written by instructions using Register addressing mode.



Figure 5-6. Interrupt Mask Register (IMR)



#### **INTERRUPT PRIORITY REGISTER (IPR)**

The interrupt priority register, IPR (set 1, bank 0, FFH), is used to set the relative priorities of the interrupt levels in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt sources are active, the source with the highest priority is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions (see Figure 5-7):

Group A IRQ0, IRQ1 Group B IRQ4 Group C IRQ5, IRQ6, IRQ7



Figure 5-7. Interrupt Request Priority Groups

As you can see in Figure 5-8, IPR.7, IPR.4, and IPR.1 control the relative priority of the interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A. The setting "101B" would select the relationship C > B > A.

The functions of other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of the group C interrupts.
- The interrupt group B includes a subgroup that has an additional priority relationship among the interrupt levels 2, 3, and 4. IPR.3 defines the subgroup B relationship. IPR.2 controls the interrupt group B. In the KS88C0416/C0424 implementation, the interrupt levels 2 and 3 are not used. Therefore, IPR.2 and IPR.3 settings are not evaluated, as IRQ4 is the only remaining level in the group.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.





Figure 5-8. Interrupt Priority Register (IPR)



#### **INTERRUPT REQUEST REGISTER (IRQ)**

You can poll bit values in the interrupt request register, IRQ (set 1, DCH), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level; a "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect a interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.



Figure 5-9. Interrupt Request Register (IRQ)



#### INTERRUPT PENDING FUNCTION TYPES

#### Overview

There are two types of interrupt pending bits: One type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared by the interrupt service routine.

#### Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the KS88C0416/C0424 interrupt structure, the timer 0 and timer 1 overflow interrupts (IRQ0 and IRQ1), and the counter A interrupt (IRQ4) belong to this category of interrupts whose pending condition is cleared automatically by hardware.

#### Pending Bits Cleared by the Service Routine

The second type of pending bit is the one that should be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the KS88C0416/C0424 interrupt structure, pending conditions for all interrupt sources, *except* the timer 0 and timer 1 overflow interrupt and the counter A borrow interrupt, must be cleared by the interrupt service routine.



# INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request bit to "1".
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the source's interrupt level.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

# INTERRUPT SERVICE ROUTINES

Before an interrupt request is serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register)
- The interrupt level must have the highest priority if more than one levels are currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

When all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags, setting SYM.0 to "1". It allows the CPU to process the next interrupt request.



#### **GENERATING INTERRUPT VECTOR ADDRESSES**

The interrupt vector area in the ROM (00H–FFH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the FLAG register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

#### NOTE

A 16-bit vector address always begins at an even-numbered ROM address within the range of 00H–FFH.

#### **NESTING OF VECTORED INTERRUPTS**

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

- 1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
- 3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- 4. When the lower-priority interrupt service routine ends except a DI instruction, return the IMR to its original value by restoring the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify the procedure above to some extent.

#### **INSTRUCTION POINTER (IP)**

The instruction pointer (IP) is adopted by all the KS88-series microcontrollers to control the optional high-speed interrupt processing feature called *fast interrupts*. The IP consists of register pair DAH and DBH. The names of IP registers are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).

#### FAST INTERRUPT PROCESSING

The feature called *fast interrupt processing* allows an interrupt within a given level to be completed in approximately six clock cycles rather than the usual 22 clock cycles. To select a specific interrupt level for fast interrupt processing, you should write the appropriate 3-bit value to SYM.4–SYM.2. Then, to enable fast interrupt processing for the selected level, you should set SYM.1 to "1".



# FAST INTERRUPT PROCESSING (Continued)

Two other system registers support fast interrupt processing:

- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the FLAGS register is stored in an unmapped, dedicated register called FLAGS' ("FLAGS prime").

#### NOTE

For the KS88C0416/C0424 microcontroller, the service routine for any one of the six interrupt levels, IRQ0 and IRQ1, or IRQ4–IRQ7, can be selected for fast interrupt processing.

# **Procedure for Initiating Fast Interrupts**

To initiate fast interrupt processing, follow these steps:

- 1. Load the start address of the service routine into the instruction pointer (IP).
- 2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4-SYM.2)
- 3. Write a "1" to the fast interrupt enable bit in the SYM register.

# **Fast Interrupt Service Routine**

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

- 1. The contents of the instruction pointer and the PC are swapped.
- 2. The FLAG register values are written to the FLAGS' ("FLAGS prime") register.
- 3. The fast interrupt status bit in the FLAGS register is set.
- 4. The interrupt is serviced.
- 5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of FLAGS' ("FLAGS prime") is copied automatically back to the FLAGS register.
- 7. The fast interrupt status bit in FLAGS is cleared automatically.

# **Relationship to Interrupt Pending Bit Types**

As described previously, there are two types of interrupt pending bits: One is the type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed, and the other is the one that must be cleared by the application program's interrupt service routine. You can select fast interrupt processing for interrupts with either type of pending condition clear function — by hardware or by software.

#### **Programming Guidelines**

Remember that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit in the SYM register, SYM.1. Executing an EI or DI instruction globally enables or disables all interrupt processing, except fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.



# CLOCK CIRCUITS

#### OVERVIEW

The clock frequency generated for the KS88C0416/C0424 by an external crystal, or supplied by an external clock source, can range from 1 MHz to 8 MHz. The maximum CPU clock frequency, as determined by CLKCON register settings, is 8 MHz. The  $X_{IN}$  and  $X_{OUT}$  pins connect the external oscillator or clock source to the on-chip clock circuit.

#### SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal or ceramic resonator oscillation source (or an external clock)
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f<sub>OSC</sub> divided by 1, 2, 8, or 16)
- Clock circuit control register, CLKCON







Figure 7-2. External Clock Circuit



#### **CLOCK STATUS DURING POWER-DOWN MODES**

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In Stop mode, the main oscillator is halted. Stop mode is released and the oscillator is started, by a reset operation, by an external interrupt with RC-delay filter, or by execution of SED and R circuit. To enter the Stop mode, STOPCON (STOP Control register) has to be loaded with the value, #0A5H before an STOP instruction execution. After recovering from the Stop mode by a reset or an interrupt, STOPCON register is automatically cleared.
- In Idle mode, the internal clock signal is gated away from the CPU, but continues to be supplied to the interrupt structure, timer 0, and counter A. Idle mode is released by a reset or by an interrupt (externally or internally generated).



Figure 7-3. System Clock Circuit Diagram



#### SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in set 1, address D4H. It is read/write addressable and has the following functions:

- Oscillator frequency divide-by value
- System clock signal selection

CLKCON register settings control whether or not an external interrupt can be used to trigger a Stop mode release (This is called the "IRQ wake-up" function). The IRQ wake-up enable bit is CLKCON.7. In the KS88C0416/C0424, this bit is no longer valid. In reality, bits 7, 6, 5, 2, 1, and 0 have no significance in the KS88C0416/C0424.

After a reset, the external interrupt oscillator wake-up function is enabled, the main oscillator is activated, and the  $f_{OSC}/16$  (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to  $f_{OSC}$ ,  $f_{OSC}/2$ , or  $f_{OSC}/8$ .



Figure 7-4. System Clock Control Register (CLKCON)



NOTES



# 8 RESET and POWER-DOWN

# SYSTEM RESET

#### **OVERVIEW**

The reset pin supplies two operating modes: back-up mode input, and system reset input. Back-up mode input automatically creates a chip stop state when the reset pin is set to a low level. When the reset pin is at a high state, the rising edge detector becomes activated, the reset pulse generator makes a pulse, system reset occurs and system operation starts.

System reset has three different sources: the rising edge signal of the external reset input pin, BT overflow for the watch-dog timer, and the internal POR circuit. The internal POR is operated during powering-up stage. Internal POR can detect the power-up condition through the internal schmitt trigger input, resistor and capacitor circuit, but it cannot detect the low non-operating voltage range. Therefore, it is true that the internal POR circuit sometimes can not generate the reset signal. Another reset source, the Watch-Dog Timer (WDT) is very useful in this situation. Please refer to Chapter 10, "Basic Timer and Timer 0," for more information.



Figure 8-1. Reset Block Diagram



#### **POWER-ON RESET(POR)**

The power-on reset circuit is built on the KS88C0416/C0424 product. During a power-on reset, the voltage at  $V_{\text{DD}}$  goes to High level and the schmitt trigger input of POR circuit is forced to Low level and then to High level.

The power-on reset circuit makes a reset signal whenever the power supply voltage is powering-up and the schmitt trigger input senses the Low level. This on-chip POR circuit consists of an internal resistor, an internal capacitor, and a schmitt trigger input transistor. A resistor and capacitor circuit works as a delay circuit and makes a Va signal (Schmitt trigger input signal) according to  $V_{DD}$  changing. When the power is rising-up, the schmitt trigger input can detect the low level of Va caused by the R-C delay circuit. After a few mili-seconds, Va level rises to the Vdd level and the schmitt input can also detect the VIH level. That is, when powering-up, the schmitt trigger input detects a low level and a high level in turn. The duration between VIL and VIH is equal to a reset pulse time. For more information, please see the following examples.

# Examples

1. When the power supply level is changed to  $V_{DD}$  = 3.3 V from  $V_{DD}$  = 2 V,

*VIL* £ 0.4  $V_{DD}$ . *VIH* <sup>3</sup> 0.85  $V_{DD}$ , therefore VIL  $\leq$  0.4 x 3.3 V, VIL  $\leq$  1.32 V. 2 V is larger than VIL (1.32 V).

So, POR circuit can not detect the low level, and does not make a system reset.

2. When the power supply level is changed to  $V_{DD}$  = 3.3 V from  $V_{DD}$  = 1.3 V,

*VIL* £ 0.4  $V_{DD}$ . *VIH* <sup>3</sup> 0.85  $V_{DD}$ , therefore VIL  $\leq$  0.4 x 3.3V, VIL  $\leq$  1.32 V. 1.3 V is smaller than VIL (1.32 V).

So, POR circuit can detect the low level, and, make a reset signal.

3. When the power supply level is changed to  $V_{DD}$  = 3.0 V from  $V_{DD}$  = 2 V,

*VIL* £ 0.4  $V_{DD}$ , *VIH* <sup>3</sup> 0.85  $V_{DD}$ , therefore VIL  $\leq$  0.4 x 3.0 V, VIL  $\leq$  1.2 V. 2 V is larger than VIL (1.2 V).

So, POR circuit can not detect the low level, and does not make a system reset.

4. When the power supply level is changed to  $V_{DD} = 3.0 \text{ V}$  from  $V_{DD} = 1.3 \text{ V}$ ,

*VIL* £ 0.4  $V_{DD}$ , *VIH* <sup>3</sup> 0.85  $V_{DD}$ , therefore VIL  $\leq$  0.4 x 3.0 V, VIL  $\leq$  1.2 V. 1.3 V is larger than VIL (1.32 V).

So, POR circuit can not detect the low level, and does not make a system reset.









Figure 8-3. Timing Diagram for Power-On Reset Circuit

#### EXTERNAL RESET

An external reset occurs whenever the reset pin makes a rising edge signal, which takes place when the reset pin switches to High level from Low level. Even though the chip has a built-in POR circuit, an external Resistor-Capacitor circuit can do a reset while the power is on. An improvement in functions of the external POR circuit depends on the quality of the external circuit to be added. The chip can also be operated without an additional circuit to the reset pin. In that case, the reset pin should be connected to the V<sub>DD</sub> level. In practice, the external reset pin is connected to both system reset and back-up mode input. For further information on back-up mode, please refer to the Power-down mode in the next page. To reset the system by using an external reset, the input level of the reset pin should be lower than VIL, and you should hold the low level long enough to pass the noise filter, and by then the input level of reset pin should rise higher than VIH. A system reset pulse is generated by the reset pulse generator, if the sequence above is carried out satisfactorily.

#### WATCH-DOG TIMER RESET

The KS88C0416/C0424 contain a watch-dog timer that can recover normal operation from malfunction. A watchdog timer generates a system reset signal if the BT-Basic Counter is not cleared by the program within a specification. System reset helps return to the normal operation of a chip. For more information on the watch-dog timer function, please refer to Chapter 10, "Basic Timer and Timer 0."



#### SYSTEM RESET OPERATION

System reset starts the oscillation circuit, synchronizes a chip operation with the CPU clock, and initializes the internal CPU and peripheral modules. This procedure brings the KS88C0416/C0424 into the normal operating status. To allow some time for the internal CPU clock oscillation to stabilize, the reset pulse generator must be held to an active level for a minimum time interval after the power supply comes within tolerance. The minimum reset operation time required for oscillation stabilization is 16 oscillation clocks. All system and peripheral control registers are then reset to their default hardware values (see Table 8-1).

In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0, 1, 2, and 3 are set to input mode and all pull-up resistors are disabled for the I/O port pin circuits.
- Peripheral control and data register settings are disabled and reset to their default hardware values (see Table 8-1).
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in the ROM location 0100H (and 0101H) is fetched and executed.

#### NOTE

To program the duration of the oscillation stabilization interval, you should make the appropriate settings to the basic timer control register, BTCON, *before* entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON. But it is recommended to use it to prevent a chip malfunction.



# HARDWARE RESET VALUES

Table 8-1 lists the reset values for CPU and system registers, peripheral control registers, and peripheral data registers after a reset operation. The following notations are used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("-") means that the bit is either "not used" or "not mapped" (but a "0" is read from the bit position)

Register Name	Mnemonic	Add	ress		E	Bit Va	lues	After	Rese	t	
		Dec	Hex	7	6	5	4	3	2	1	0
Timer 0 counter (read-only)	TOCNT	208	D0H	0	0	0	0	0	0	0	0
Timer 0 data register	TODATA	209	D1H	1	1	1	1	1	1	1	1
Timer 0 control register	T0CON	210	D2H	0	0	0	0	0	0	0	0
Basic timer control register	BTCON	211	D3H	0	0	0	0	0	0	0	0
Clock control register	CLKCON	212	D4H	_	-	_	0	0	0	0	0
System flags register	FLAGS	213	D5H	х	х	х	х	х	х	0	0
Register pointer 0	RP0	214	D6H	1	1	0	0	0	Ι	_	_
Register pointer 1	RP1	215	D7H	1	1	0	0	1		_	_
Lo	ocation D8H (	SPH) is	not map	ped.							
Stack pointer (low byte)	SPL	217	D9H	х	х	х	х	х	х	х	х
Instruction pointer (high byte)	IPH	218	DAH	х	х	х	х	х	х	х	х
Instruction pointer (low byte)	IPL	219	DBH	х	х	х	х	х	х	х	х
Interrupt request register (read-only)	IRQ	220	DCH	0	0	0	0	0	0	0	0
Interrupt mask register	IMR	221	DDH	х	х	х	х	_	-	х	х
System mode register	SYM	222	DEH	0	_	_	х	х	х	0	0
Register page pointer	PP	223	DFH	0	0	0	0	0	0	0	0
Port 0 data register	P0	224	E0H	0	0	0	0	0	0	0	0
Port 1 data register	P1	225	E1H	0	0	0	0	0	0	0	0
Port 2 data register	P2	226	E2H	0	0	0	0	0	0	0	0
Port 3 data register	P3	227	E3H	_	_	0	_	_	_	0	0
	Location E4	H is not	mapped	ł.							
Port 2 interrupt enable register	P2INT	229	E5H	-	-	_	_	0	0	0	0
Port 2 interrupt pending register	P2PND	230	E6H	—	-	-	-	0	0	0	0
Port 0 pull-up enable register	P0PUR	231	E7H	0	0	0	0	0	0	0	0
Port 0 control register (high byte)	P0CONH	232	E8H	0	0	0	0	0	0	0	0
Port 0 control register (low byte)	P0CONL	233	E9H	0	0	0	0	0	0	0	0

Table 8-1. Set 1 Register Values After Reset



Register Name	Mnemonic	Address		Bit Values After Reset							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 1 control register (high byte)	P1CONH	234	EAH	0	0	0	0	0	0	0	0
Port 1 control register (low byte)	P1CONL	235	EBH	0	0	0	0	0	0	0	0
Port 1 pull-up enable register	P1PUR	236	ECH	0	0	0	0	0	0	0	0
Port 2 pull-up enable register	P2PUR	237	EDH	0	0	0	0	0	0	0	0
Port 2 control register (high byte)	P2CONH	238	EEH	0	0	0	0	0	0	0	0
Port 2 control register (low byte)	P2CONL	239	EFH	0	0	0	0	0	0	0	0
Port 3 control register	P3CON	240	F0H	_	-	0	0	0	0	0	0
Port 0 interrupt enable register	POINT	241	F1H	0	0	0	0	0	0	0	0
Port 0 interrupt pending register	P0PND	242	F2H	0	0	0	0	0	0	0	0
Counter A control register	CACON	243	F3H	0	0	0	0	0	0	0	0
Counter A data register (high byte)	CADATAH	244	F4H	1	1	1	1	1	1	1	1
Counter A data register (low byte)	CADATAL	245	F5H	1	1	1	1	1	1	1	1
Timer 1 counter register (high byte)	T1CNTH	246	F6H	0	0	0	0	0	0	0	0
Timer 1 counter register (low byte)	T1CNTL	247	F7H	0	0	0	0	0	0	0	0
Timer 1 data register (high byte)	T1DATAH	248	F8H	1	1	1	1	1	1	1	1
Timer 1 data register (low byte)	T1DATAL	249	F9H	1	1	1	1	1	1	1	1
Timer 1 control register	T1CON	250	FAH	0	0	0	0	0	0	0	0
Stop control register	STOPCON	251	FBH	0	0	0	0	0	0	0	0
Locations FCH is not mapped.											
Basic timer counter	BTCNT	253	FDH	х	х	х	х	х	х	х	х
External memory timing register	EMT	254	FEH	0	1	1	1	1	1	0	_
Interrupt priority register	IPR	255	FFH	х	х	х	х	х	х	х	х

Table 8-1. Set 1 Register Values After Reset (Continued)

#### NOTES:

1. Although the SYM register is not used for the KS88C0416/C0424, SYM.5 should always be "0". If you accidentally write a "1" to this bit during the normal operation, a system malfunction may occur.

2. Except for T0CNT, IRQ, T1CNTH, T1CNTL, and BTCNT, which are read-only, all registers in set 1 are read/write addressable.

3. You cannot use a read-only register as a destination field for the instructions OR, AND, LD, and LDB.

4. Interrupt pending flags are noted by shaded table cells.



# **POWER-DOWN MODES**

#### **BACK-UP MODE**

An external reset pin can be used as both a Back-up mode input and an external reset input. When the external reset pin is at a low state, the chip is changed to back-up mode, in which the CPU and peripheral operations are stopped due to the oscillation stop. In back-up mode, the chip cannot released the stop state by any interrupt. The stop mode can be released by a reset operation which is done by pulling-up the reset pin to  $V_{DD}$  power

supply level - or VIH, a reset pin input high level. when reset pin is pulled below low input voltage level (VIL), the chip returns to stop mode or back-up mode. The chip will remain in back-up mode as long as logic zero remains on the reset pin. When logic one is applied to the reset pin, a reset operation occurs and releases back-up mode. This feature is very useful in remote control applications with a low voltage detect circuit connected to the reset pin. When the voltage detect circuit senses low power supply voltage, it pulls down the reset pin and activates back-up mode to minimize the current consumption. The chip can keep the internal data for a long time. When a new power supply is employed, the chip starts from the reset status.



Figure 8-4. Block Diagram for Back-Up Mode





Figure 8-5. Timing Diagram for Back-Up Mode and External Reset

#### STOP MODE

Stop mode is invoked by the stop control register (STOPCON) setting and the STOP instruction. Another Stop source is the back-up mode invoked by forcing the reset pin the Low state. In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the current supply is reduced to less than 1  $\mu$ A. All system functions stop when the clock "freezes," but the data stored in the internal register file is retained. Stop mode can be released in one of the following two ways: by a system reset or by an external interrupt.

After releasing from STOP mode, the value of the stop control register (STOPCON) is cleared automatically.


# $^{\textcircled{\sc blue}}$ PROGRAMMING TIP — To enter STOP mode.

This example shows how to enter the stop mode.

	ORG • •	0000H	;	Reset address
ENTER_ST	• JP OP: LD STOP NOP NOP NOP RET	T,START STOPCON,#0A5H		
	ORG JP	0100H-3 T,START		
START MAIN	ORG LD • • NOP •	0100H BTCON,#03	,	Reset address Clear basic timer counter.
	• CALL •	ENTER_STOP	;	Enter the STOP mode
	• LD JP •	BTCON,#02H T,MAIN	;	Clear basic timer counter.



•

### Using RESET to Release Stop Mode

Stop mode is released when the reset signal goes active (Low level to High level): all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. When the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in the ROM location 0100H.

#### Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode. For the KS88C0416/C0424 microcontroller, we recommend using the INT0–INT8 interrupt at P0 and P2.0–P2.3.

Please note the following conditions for Stop mode release:

- If you release Stop mode using an external interrupt, the current values in the system and peripheral control registers are unchanged.
- If you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before entering Stop mode.
- If you use an interrupt to release Stop mode, the bit-pair setting for CLKCON.4/CLKCON.3 remains unchanged and the currently selected clock value is used.

The external interrupt is serviced when a Stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop mode is executed.

### Using a SED and R (Stop Error Detect and Recovery) to Release Stop Mode

The Stop Error Detect and Recovery circuit can be used to release stop mode and prevent abnormal status stop mode that can occur by battery bouncing. It executes two functions in relation to the internal logic of P0 and P1:

#### Releasing from stop mode

The moment the level of the input port (P0 or P1) is switched, the chip is released from stop mode even though an external interrupt is disabled.

#### Preventing the chip from entering stop mode in abnormal status

This circuit detects abnormal status by checking the port (P0 and P1) status. If the chip is in abnormal status, the circuit prevents the chip from entering stop mode.

#### NOTE

Do not use stop mode if you are using an external clock source  $X_{IN}$  input must be cleared internally for  $V_{SS}$  to reduce the current leakage.



### **IDLE MODE**

Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while some peripherals remain active. During Idle mode, the internal clock signal is gated away from the CPU and from all but the following peripherals, which remain active:

- Interrupt logic
- Timer 0
- Timer 1
- Counter A

I/O port pins retain the mode (input or output) they had at the time Idle mode was entered.

#### Idle Mode Release

You can release Idle mode in one of the following two ways:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the *slowest clock (1/16)* because of the hardware reset value for the CLKCON register. If all external interrupts are masked in the IMR register, a reset is the only way you can release Idle mode.
- Activate any enabled interrupt, internal or external. When you use an interrupt to release Idle mode, the 2-bit CLKCON.4/CLKCON.3 value remains unchanged, and the *currently selected clock* value is used. The interrupt is then serviced. When the return-from-interrupt condition (IRET) occurs, the instruction immediately following the one which initiated Idle mode is executed.

# NOTE

Only external interrupts with an RC delay built in to the pin circuit can be used to release Stop mode. To release Idle mode, you can use either an external interrupt or an internally-generated interrupt.



# **RECOMMENDATION FOR UNUSUED PINS**

To reduce overall power consumption, please configure unused pins according to the guideline description Table 8-2.

Pin Name	Recommend	Example
Port 0	Set Input mode	P0CONH ← # 00H or 01H
	Enable Pull-up Resister	P0CONL ← # 00H or 01H
	No Connection for Pins	P0PUR ← # 0FFH
Port 1	Set Open-Drain Output mode	P1CONH ← # 55H
	Set P1 Data Register to #00H.	P1CONL ← # 55H
	Disable Pull-up Resister	P1 ← # 00H
	No Connection for Pins	P1PUR ← # 00H
Port 2	Set Push-pull Output mode	$P2CONH \gets \texttt{\# 0AAH}$
	Set P2 Data Register to #00H.	$P2CONL \gets \texttt{\# 0AAH}$
	Disable Pull-up resister	P2 ← # 00H
	No Connection for Pins	P2PUR ← # 00H
Port 3	Set Push-pull Output mode	P3CON ← # 21H
	Disable Pull-up Resister	P3 ← # 00H
	Set P3 Data Register to #00H.	
	No Connection for Pins	
TEST	Connect to V <sub>SS</sub> .	_

 Table 8-2. Guideline for Unused Pins to Reduced Power Consumption



# SUMMARY TABLE OF BACK-UP MODE, STOP MODE, AND RESET STATUS

For further understanding, please see the description Table 8-3 below.

Item/Mode	Back-up	Reset status	Stop
Approach Condition	External reset pin is in low level	External reset pin is on rising edge. POR circuit is activated. WDT overflow signal is activated.	STOPCON ← # A5H STOP (LD STOPCON,#0A5H STOP)
PORT Status	All ports are floating status. All ports enter input mode but are blocked. All port data registers set to #00H. Disable all pull- up resistor	All ports are input mode, and not blocked. All port data registers set to #00H. Disable all pull-up resistor	All ports are keep in the previous status. Input port data is not changed.
Control Register	All control registers and system registers are initialized as Table 8-1	All control registers and system registers are initialized as Table 8-1.	-
Releasing Condition	External reset pin transition (Rising edge)	After passing an oscillation warming-up time	Interrupt, or reset SED and R circuit.
Others	There is no current consumption in the chip.	There can be input leakage current in chip.	It depends on control program

# Table 8-3. Summary of each mode



NOTES



# 9 I/O PORTS

# OVERVIEW

The KS88C0416/C0424 microcontrollers have four bit-programmable I/O ports, P0–P3. Three ports, P0–P2, are 8-bit ports and P3 is a 2-bit port. This gives a total of 26 I/O pins. Each port is bit-programmable and can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

For IR universal remote controller applications, ports 0, 1, and 2 are usually configured to the keyboard matrix and port 3 is used to transmit the remote controller carrier signal or to indicate operating status by turning on a LED.

Table 9-1 gives you a general overview of the KS88C0416/C0424 I/O port functions.

Port	Configuration Options
0	8-bit general-purpose I/O port; Input or push-pull output; external interrupt input on falling edges, rising edges, or both edges; all P0 pin circuits have noise filters and interrupt enable/disable (P0INT) and pending control (P0PND); Pull-up resistors can be assigned to individual P0 pins using P0PUR register settings. This port is dedicated for key input in remote controller application.
1	8-bit general-purpose I/O port; Input, open-drain output, or push-pull output. Pull-up resistors can be assigned to individual P1 pins using P1PUR register settings. This port is dedicated for key output in remote controller application.
2	8-bit general-purpose I/O port; Input, open-drain output, or push-pull output. The low-byte P2 pins, P2.3–P2.0, can be used as external interrupt inputs and have noise filters. The P2INT register (low-byte) is used to enable/disable interrupts and P2PND bits can be polled by software for interrupt pending control. Pull-up resistors can be assigned to individual P2 pins using P2PUR register settings.
3	2-bit I/O port; P3.0 and P3.1 are configured together using a 4-bit data value to support input functions (Input mode, with or without pull-up, for T0CK, T0CAP, or T1CAP) or output functions (push-pull or open-drain output mode, or open-drain with pull-up, for REM and T0PWM). Port 3 pins have high current drive capability to support LED applications. The port 3 data register contains three status bits: two for P3.0 and P3.1 and one for carrier signal on/off status.

### Table 9-1. KS88C0416/C0424 Port Configuration Overview



# PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all four KS88C0416/C0424 I/O port data registers. Data registers for ports 0, 1, and 2 have the general format shown in Figure 9-1.

#### NOTE

The data register for port 3, P3, contains two bits for P3.0 and P3.1, and an additional status bit for carrier signal on/off.

Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	224	E0H	Set 1	R/W
Port 1 data register	P1	225	E1H	Set 1	R/W
Port 2 data register	P2	226	E2H	Set 1	R/W
Port 3 data register	P3	227	E3H	Set 1	R/W

# Table 9-2. Port Data Register Summary

Because port 3 is a 2-bit I/O port, the port 3 data register only contains values for P3.0 and P3.1. The P3 register also contains values for P3.0 and P3.1. The P3 register also contains a special carrier on/off bit (P3.5). See the port 3 description for details. All other KS88C0416/C0424 I/O ports are 8-bit.



Figure 9-1. KS88C0416/C0424 I/O Port Data Register Format



# PULL-UP RESISTOR ENABLE REGISTERS

You can assign pull-up resistors to the pin circuits of individual pins in ports 0, 1, and 2. To do this, you should make the appropriate settings to the corresponding pull-up resistor enable registers — P0PUR, P1PUR, and P2PUR. These registers are located in set 1 at locations E7H, ECH, and EDH, respectively, and are read/write accessible using Register addressing mode.

You can assign a pull-up to the port 3 pins, P3.0 and P3.1, in Input mode (T0CK/T0CAP/T1CAP) or in output mode (REM/T0\_PWM) using basic port configuration setting in the P3CON register.



Figure 9-2. Pull-Up Resistor Enable Registers (Ports 0, 1, and 2 only)



Port 0 is a general-purpose, 8-bit I/O port. It is bit-programmable. Port 0 pins are accessed directly by read/write operations to the port 0 data register, P0 (set 1, E0H). The P0 pin circuits support pull-up resistor assignment using P0PUR register settings and all pins have noise filters for external interrupt inputs.

Two 8-bit control registers are used to configure port 0 pins: P0CONH (set 1, E8H) for the upper nibble pins, P0.7–P0.4, and P0CONL (set 1, E9H) for lower nibble pins, P0.3–P0.0. Each control register byte contains four bit-pairs and each bit-pair configures one pin (see Figures 9-3 and 9-4). A hardware reset clears all P0 control and data registers to "00H".

A separate register, the port 0 interrupt control register, P0INT (set 1, F1H), is used to enable and disable external interrupt input. You can poll the port 0 interrupt pending register, P0PND, to detect and clear pending conditions for these interrupts.

The lower-nibble pins, P0.3–P0.0, are used for INT3–INT0 input (IRQ6), respectively. The upper nibble pins, P0.7–P0.4, are all used for INT4 input (IRQ7). Interrupts that are detected at any of these four pins are processed using the same vector address (E8H).



Figure 9-3. Port 0 High-Byte Control Register (P0CONH)





Figure 9-4. Port 0 Low-Byte Control Register (P0CONL)

# PORT 0 INTERRUPT ENABLE REGISTER (P0INT)

The port 0 interrupt control register, P0INT, is used to enable and disable external interrupt input at individual P0 pins (see Figure 9-5). To enable a specific external interrupt, you should set its P0INT.n bit to "1". You must also be sure to make the correct settings in the corresponding port 0 control register (P0CONH, P0CONL).

# PORT 0 INTERRUPT PENDING REGISTER (P0PND)

The port 0 interrupt pending register, P0PND, contains pending bits (flags) for each port 0 interrupt (see Figure 9-6). When a P0 external interrupt is acknowledged by the CPU, the service routine must clear the pending condition by writing a "0" to the appropriate pending flag in the P0PND register (Writing a "1" to the pending bit has no effect).

# NOTE

A hardware reset clears the P0INT and P0PND registers to "00H". For this reason, the application program's initialization routine must enable the required external interrupts for port 0, and for the other I/O ports.









Figure 9-6. Port 0 External Interrupt Pending Register (P0PND)



Port 1 is a bit-programmable 8-bit I/O port. Port 1 pins are accessed directly by read/write operations to the port 1 data register, P1 (set 1, E1H).

To configure port 1, the initialization routine writes the appropriate values to the two port 1 control registers: P1CONH (set 1, EAH) for the upper nibble pins, P1.7–P1.4, and P1CONL (set 1, EBH) for the lower nibble pins, P1.3–P1.0. Each 8-bit control register contains four bit-pairs and each 2-bit value configures one port pin (see Figures 9-7 and 9-8).

After a hardware reset, the port 1 control registers are cleared to "00H", configuring port 0 initially to Input mode.

To assign pull-up resistors to P1 pins, you should make the appropriate settings to the port 1 pull-up resistor enable register, P1PUR.



Figure 9-7. Port 1 High-Byte Control Register (P1CONH)





Figure 9-8. Port 1 Low-Byte Control Register (P1CONL)



Port 2 is a bit-programmable 8-bit I/O port. Port 2 pins are accessed directly by read/write operations to the port 2 data register, P2 (set 1, E2H). You can configure port 2 pins individually to Input mode, open-drain output mode, or push-pull output mode.

The low-byte P2 pins, P2.3–P2.0, can also be used as external interrupt inputs and have noise filters. P2INT register lower nibble settings are used to enable/disable the INT8–INT5 interrupts, and the corresponding lower nibble P2PND bits can be polled by software for interrupt pending control.

To configure port 2, the initialization routine writes the appropriate values to the two port 2 control registers: P2CONH (set 1, EEH) for the upper nibble pins, P2.7–P2.4, and P2CONL (set 1, EFH) for the lower nibble pins, P2.3–P2.0. Each 8-bit control register contains four bit-pairs and each 2-bit value configures one port pin (see Figures 9-9 and 9-10).

To assign pull-up resistors to P2 pins, you should make the appropriate settings to the port 2 pull-up resistor enable register, P2PUR.

After a hardware reset, the P2CONH and P2CONL registers are cleared to "00H". This initially configures all port 2 pins to input mode.



Figure 9-9. Port 2 High-Byte Control Register (P2CONH)









Figure 9-11. Port 2 Interrupt Enable Register (P2INT)





Figure 9-12. Port 2 Interrupt Pending Register (P2PND)

Port 3 is a bit-programmable 2-bit I/O port. The port 3 pins, P3.0 and P3.1, are accessed directly by read/write operations to the port 3 data register, P3 (set 1, E3H).

P3.0 and P3.1 are configured by writing 6-bit data value to the port 3 control register, P3CON. You can configure these pins to support input functions (Input mode, with or without pull-up, for T0CK/T0CAP/T1CAP) or output functions (push-pull or open-drain output mode, or open-drain with pull-up, for T0 and timer 0 PWM).

Port 3 pins have high current drive capability to support LED applications.

A reset operation clears P3CON to "00H", selecting Input mode (T0CK/T0CAP/T1CAP) as the initial port 3 function.





Figure 9-13. Port 3 Control Register (P3CON)



Figure 9-14. Port 3 Data Register (P3)



# P3.0 AND P3.1 CIRCUITS

The circuit diagram for port 3 pins shown in Chapter 1, "Overview," (Figure 1-6) is a simplified version and does not show some details of these circuits which may be useful when designing specific applications using the KS88C0416/C0424 microcontroller. For this reason, supplemental information about the P3.0 and P3.1 circuits is provided below in Figures 9-15 and 9-16.



Figure 9-15. P3.1 Circuit Diagram (Supplemental Information)





Figure 9-16. P3.0 Circuit Diagram (Supplemental Information)



# **10** BASIC TIMER and TIMER 0

# OVERVIEW

The KS88C0416/C0424 has two default timers: an 8-bit basic timer and an 8-bit general-purpose timer/counter. The 8-bit timer/counter is called timer 0.

#### Basic Timer (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer providing an automatic reset mechanism in the event of a system malfunction, or
- To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (f<sub>OSC</sub> divided by 4096, 1024, or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (set 1, FDH, read-only)
- Basic timer control register, BTCON (set 1, D3H, read/write)

#### Timer 0

Timer 0 has three operating modes, one of which you select using the appropriate T0CON setting:

- Interval timer mode
- Capture input mode with a rising or falling edge trigger at the P3.0 pin
- PWM mode

Timer 0 has the following functional components:

- Clock frequency divider (f $_{\rm OSC}$  divided by 4096, 256, or 8 ) with multiplexer
- External clock input pin (P3.1, T0CK)
- 8-bit counter (T0CNT), 8-bit comparator, and 8-bit reference data register (T0DATA)
- I/O pins for capture input (P3.0) or match output
- Timer 0 overflow interrupt (IRQ1, vector FAH) and match/capture interrupt (IRQ1, vector FCH) generation
- Timer 0 control register, T0CON (set 1, D2H, read/write)



### **BASIC TIMER CONTROL REGISTER (BTCON)**

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in set 1, address D3H, and is read/write addressable using Register addressing mode.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of  $f_{OSC}/4096$ . To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7–BTCON.4. For improved reliability, we recommend using the Watch-dog timer function in remote controllers and hand-held product applications.



Figure 10-1. Basic Timer Control Register (BTCON)



#### **BASIC TIMER FUNCTION DESCRIPTION**

#### Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

Reset whenever a basic timer counter overflow occurs. During the normal operation, the application program must prevent the overflow and the accompanying reset operation from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during the normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction occurs, a reset is triggered automatically.

#### **Oscillation Stabilization Interval Timer Function**

You can also use the basic timer to program a specific oscillation stabilization interval after a reset or when Stop mode has been released by an external interrupt.

In Stop mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of  $f_{OSC}$ /4096 (for reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume the normal operation.

In summary, the following events occur when Stop mode is released:

- 1. During the Stop mode, a power-on reset or an external interrupt occurs to trigger a Stop mode release and oscillation starts.
- 2. If a power-on reset occurs, the basic timer counter increases at the rate of f<sub>OSC</sub>/4096. If an external interrupt is used to release Stop mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows.
- 4. When a BTCNT.3 overflow occurs, the normal CPU operation resumes.

#### TIMER 0 CONTROL REGISTER (T0CON)

You use the timer 0 control register, T0CON, to

- Select the timer 0 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 0 input clock frequency
- Clear the timer 0 counter, T0CNT
- Enable the timer 0 overflow interrupt or timer 0 match/capture interrupt
- Clear timer 0 match/capture interrupt pending conditions



TOCON is located in set 1, at address D2H, and is read/write addressable using Register addressing mode.

A reset clears T0CON to "00H". This sets timer 0 to normal interval timer mode, selects an input clock frequency of f<sub>OSC</sub>/4096, and disables all timer 0 interrupts. You can clear the timer 0 counter at any time during the normal operation by writing a "1" to T0CON.3.

The timer 0 overflow interrupt (T0OVF) is in the interrupt level IRQ0 and has the vector address FAH. When a timer 0 overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

To enable the timer 0 match/capture interrupt (IRQ0, vector FCH), you must write T0CON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls T0CON.0. When a "1" is detected, a timer 0 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 0 interrupt pending bit, T0CON.0.



Figure 10-2. Timer 0 Control Register (T0CON)



#### **TIMER 0 FUNCTION DESCRIPTION**

#### Timer 0 Interrupts (IRQ0, Vectors FAH and FCH)

The timer 0 module can generate two interrupts: the timer 0 overflow interrupt (T0OVF), and the timer 0 match/ capture interrupt (T0INT). T0OVF is in the interrupt level IRQ0, vector FAH. T0INT also belongs to the interrupt level IRQ0, but is assigned the separate vector address, FCH.

A timer 0 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. The T0INT pending condition must, however, be cleared by the application's interrupt service routine by writing a "0" to the T0CON.0 interrupt pending bit.

#### **Interval Timer Mode**

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the T0 reference data register, T0DATA. The match signal generates a timer 0 match interrupt (T0INT, vector FCH) and clears the counter.

If, for example, you write the value "10H" to T0DATA and "0BH" to T0CON, the counter will increment until it reaches "10H". At this point, the T0 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the timer 0 output pin is inverted (see Figure 10-3).



Figure 10-3. Simplified Timer 0 Function Diagram: Interval Timer Mode



#### **Pulse Width Modulation Mode**

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0OUT pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFH", and then continues incrementing from "00H".

Although you can use the match signal to generate a timer 0 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T0OUT pin is held to Low level as long as the reference data value is *less than or equal to* ( $\leq$ ) the counter value and then the pulse is held to High level for as long as the data value is *greater than* (>) the counter value. One pulse width is equal to t<sub>CLK</sub> × 256 (see Figure 10-4).





### Capture Mode

In capture mode, a signal edge that is detected at the T0CAP pin opens a gate and loads the current counter value into the T0 data register. You can select rising or falling edges to trigger this operation.

Timer 0 also gives you capture input source: the signal edge at the T0CAP pin. You can select the capture input by setting the value of the timer 0 capture input selection bit in the port 3 control register, P3CON.3, (set 1, bank 0, F0H). When P3CON.3 is "1", the T0CAP input is selected. When P3CON.3 is set to "0", normal I/O port (P3.0) is selected.

Both kinds of timer 0 interrupts can be used in capture mode: the timer 0 overflow interrupt is generated whenever a counter overflow occurs; the timer 0 match/capture interrupt is generated whenever the counter value is loaded into the T0 data register.

By reading the captured data value in T0DATA, and assuming a specific value for the timer 0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T0CAP pin (see Figure 10-5).



Figure 10-5. Simplified Timer 0 Function Diagram: Capture Mode





Figure 10-6. Basic Timer and Timer 0 Block Diagram



# PROGRAMMING TIP — Configuring the Basic Timer

This example shows how to configure the basic timer to sample specifications:

	ORG	0100H	
RESET	DI LD LD CLR CLR •	BTCON,#0AAH CLKCON,#18H SYM SPL	<ul> <li>; Disable all interrupts</li> <li>; Disable the watchdog timer</li> <li>; Non-divided clock</li> <li>; Disable global and fast interrupts</li> <li>; Stack pointer low byte ← "0"</li> <li>; Stack area starts at 0FFH</li> </ul>
	• SRP EI •	#0C0H	; Set register pointer ← 0C0H ; Enable interrupts
MAIN	• LD NOP NOP •	BTCON,#52H	<ul> <li>; Enable the watchdog timer</li> <li>; Basic timer clock: f<sub>OSC</sub>/4096</li> <li>; Clear basic timer counter</li> </ul>
	JP •	T,MAIN	



# PROGRAMMING TIP — Programming Timer 0

This sample program sets timer 0 to interval timer mode, sets the frequency of the oscillator clock, and determines the execution sequence which follows a timer 0 interrupt. The program parameters are as follows:

- Timer 0 is used in interval mode; the timer interval is set to 4 milliseconds
- Oscillation frequency is 6 MHz
- General register 60H (page 0) ← 60H + 61H + 62H + 63H + 64H (page 0) is executed after a timer 0 interrupt

	ORG VECTOR ORG VECTOR ORG	0FAH T0OVER 0FCH T0INT 0100H	;	Timer 0 overflow interrupt Timer 0 match/capture interrupt
RESET	DI LD CLR CLR •	BTCON,#0AAH CLKCON,#18H SYM SPL	· · · · · · · · · · · · · · · · · · ·	Disable all interrupts Disable the watchdog timer Select non-divided clock Disable global and fast interrupts Stack pointer low byte $\leftarrow$ "0" Stack area starts at 0FFH
	LD LD	T0DATA,#5DH T0CON,#4AH	· , · , · , · , · , · , · , · , · , · ,	Set timer interval to 4 milliseconds (6 MHz/256) $\div$ (93 + 1) = 0.25 kHz (4 ms) Write "01001010B" Input clock is $f_{OSC}/256$ Interval timer mode Enable the timer 0 interrupt Disable the timer 0 overflow interrupt
	SRP EI •	#0C0H	;;	Set register pointer ← 0C0H Enable interrupts
TOINT	PUSH SRP0 INC ADD ADC ADC	RP0 #60H R0 R2,R0 R3,R2 R4,R0	· · · · · · · · · · · · · · · · · · ·	Save RP0 to stack RP0 $\leftarrow$ 60H R0 $\leftarrow$ R0 + 1 R2 $\leftarrow$ R2 + R0 R3 $\leftarrow$ R3 + R2 + Carry R4 $\leftarrow$ R4 + R0 + Carry

(Continued on next page)



# PROGRAMMING TIP — Programming Timer 0 (Continued)

СР	R0,#32H JR BITS	ULT,NO_200MS_SET R1.2	;	$50 \times 4 = 200 \text{ ms}$
			;	Bit setting (61.2H)
NO_200MS_	_SET:			
	LD	T0CON,#42H	;	Clear pending bit
	POP	RP0	;	Restore register pointer 0 value
T0OVER	IRET		;	Return from interrupt service routine



NOTES



# TIMER 1

# OVERVIEW

The KS88C0416/C0424 microcontrollers have a 16-bit timer/counter called timer 1 (T1). For universal remote controller applications, timer 1 can be used to generate the envelope pattern for the remote controller signal. Timer 1 has the following components:

- One control register, T1CON (set 1, FAH, R/W)
- Two 8-bit counter registers, T1CNTH and T1CNTL (set 1, F6H and F7H, read-only)
- Two 8-bit reference data registers, T1DATAH and T1DATAL (set 1, F8H and F9H, R/W)
- A 16-bit comparator

You can select one of the following clock sources as the timer 1 clock:

- Oscillator frequency (f<sub>OSC</sub>) divided by 4, 8, or 16
- Internal clock input from the counter A module (counter A flip/flop output)

You can use Timer 1 in three ways:

- As a normal free run counter, generating a timer 1 overflow interrupt (IRQ1, vector F4H) at programmed time intervals.
- To generate a timer 1 match interrupt (IRQ1, vector F6H) when the 16-bit timer 1 count value matches the 16bit value written to the reference data registers.
- To generate a timer 1 capture interrupt (IRQ1, vector F6H) when a triggering condition exists at the P3.0 pin (You can select a rising edge, a falling edge, or both edges as the trigger).

In the KS88C0416/C0424 interrupt structure, the timer 1 overflow interrupt has higher priority than the timer 1 match or capture interrupt.



# TIMER 1 OVERFLOW INTERRUPT

Timer 1 can be programmed to generate an overflow interrupt (IRQ1, F4H) whenever an overflow occurs in the 16-bit up counter. When you set the timer 1 overflow interrupt enable bit, T1CON.2, to "1", the overflow interrupt is generated each time the 16-bit up counter reaches "FFFFH". After the interrupt request is generated, the counter value is automatically cleared to "00H" and up counting resumes. By writing a "1" to T1CON.3, you can clear/reset the 16-bit counter value at any time during the program operation.

# **TIMER 1 CAPTURE INTERRUPT**

Timer 1 can be used to generate a capture interrupt (IRQ1, vector F6H) whenever a triggering condition is detected at the P3.0 pin. The T1CON.5 and T1CON.4 bit-pair setting is used to select the trigger condition for capture mode operation: rising edges, falling edges, or both signal edges.

P3.0 is used as the input pin for both the timer 0 and timer 1 capture functions. To set P3.0 as the input pin for the timer 1 capture functions, it should be set to schmitt trigger input mode and T0PWM/T0CAP/T1CAP mode by setting P3CON to "00001000B" or "00001100B". To start the capture function of the timer 1, T1CON should be set to capture mode and T1CAP\_MAT interrupt enable by setting T1CON to "00011111B" or etc.

In capture mode, program software can poll the timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a timer 1 capture interrupt pending condition exists (T1CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a "0" to T1CON.0.



Figure 11-1. Simplified Timer 1 Function Diagram: Capture Mode



### TIMER 1 MATCH INTERRUPT

Timer 1 can also be used to generate a match interrupt (IRQ1, vector F6H) whenever the 16-bit counter value matches the value that is written to the timer 1 reference data registers, T1DATAH and T1DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

In match mode, program software can poll the timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a timer 1 match interrupt pending condition exists (T1CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a "0" to T1CON.0.



Figure 11-2. Simplified Timer 1 Function Diagram: Interval Timer Mode





Figure 11-3. Timer 1 Block Diagram


#### **TIMER 1 CONTROL REGISTER (T1CON)**

The timer 1 control register, T1CON, is located in set 1, FAH, and is read/write addressable. T1CON contains control settings for the following T1 functions:

- Timer 1 input clock selection
- Timer 1 operating mode selection
- Timer 1 16-bit down counter clear
- Timer 1 overflow interrupt enable/disable
- Timer 1 match or capture interrupt enable/disable
- Timer 1 interrupt pending control (read for status, write to clear)

A reset operation clears T1CON to "00H", selects f<sub>OSC</sub> divided by 4 as the T1 clock, configures timer 1 as a normal interval timer, and disables the timer 1 interrupts.



Figure 11-4. Timer 1 Control Register (T1CON)



	TII	MER 1 C	OUNTER	HIGH-BY F6H, S	YTE REG et1, R	ISTER (T	1CNTH)		
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
				•		F	Reset Val	ue : 00H	1
	TI	MER 1 C	OUNTER	LOW-B	YTE REG et1_R	ISTER (T	1CNTL)		
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
						F	Reset Val	ue : 00H	J
	TIN	IER 1 D	ATA HIC	SH-BYTI F8H, Se	E REGIS et1, R/W	STER (T	1DATAH	H)	
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
						Re	eset Valu	ue : FFH	J
	TIN	IER 1 D	OATA LO	W-BYTE F9H, Se	E REGIS t1, R/W	TER (T	1DATAL	)	
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
			1	<u> </u>	1	Re	eset Valu	ue : FFH	J

Figure 11-5. Timer 1 Registers



# **12** COUNTER A

#### **OVERVIEW**

The KS88C0416/C0424 microcontrollers have an 8-bit counter called counter A. Counter A, which can be used to generate the carrier frequency, has the following components (see Figure 12-1):

- Counter A control register, CACON
- 8-bit down counter with auto-reload function
- Two 8-bit reference data registers, CADATAH and CADATAL

Counter A has two functions:

- As a normal interval timer, it generates a counter A interrupt (IRQ4, vector ECH) at programmed time intervals.
- Supplies a clock source to the 16-bit timer/counter module, timer 1, for generating the timer 1 overflow interrupt.





Figure 12-1. Counter A Block Diagram



#### **COUNTER A CONTROL REGISTER (CACON)**

The counter A control register, CACON, is located in set 1, bank 0, F3H, and is read/write addressable. CACON contains control settings for the following functions (see Figure 12-2):

- Counter A clock source selection
- Counter A interrupt enable/disable
- Counter A interrupt pending control (read for status, write to clear)
- Counter A interrupt time selection



Figure 12-2. Counter A Control Register (CACON)





Figure 12-3. Counter A Registers

# COUNTER A PULSE WIDTH CALCULATIONS



To generate the repeated waveform above, which consists of low period time, t<sub>LOW</sub>, and high period time, t<sub>HIGH</sub>.

 $\begin{array}{l} \mbox{When CAOF = 0,} \\ t_{LOW} &= (CADATAL + 2) \ x \ 1/Fx \ , \ 0H < CADATAL < 100H, \ where \ Fx = The selected \ clock. \\ t_{HIGH} &= (CADATAH + 2) \ x \ 1/Fx \ , \ 0H < CADATAH < 100H, \ where \ Fx = The selected \ clock. \\ \ When \ CAOF = 1, \\ t_{LOW} &= (CADATAH + 2) \ x \ 1/Fx \ , \ 0H < CADATAH < 100H, \ where \ Fx = The selected \ clock. \\ t_{HIGH} &= (CADATAH + 2) \ x \ 1/Fx \ , \ 0H < CADATAH < 100H, \ where \ Fx = The selected \ clock. \\ \end{array}$ 

To make  $t_{LOW}$  = 24 µs and  $t_{HIGH}$  = 15 us.  $f_{OSC}$  = 4 MHz, Fx = 4 MHz / 4 = 1 MHz

[Method 1] When CAOF = 0,

 $t_{IOW} = 24 \ \mu s = (CADATAL + 2) / Fx = (CADATAL + 2) x 1 \ \mu s, CADATAL = 22.$ 

 $t_{HIGH} = 15 \ \mu s = (CADATAH + 2) / Fx = (CADATAH + 2) x 1\mu s$ , CADATAH = 13.

[Method 2] When CAOF = 1,

 $t_{HIGH} = 15 \ \mu s = (CADATAL + 2) / Fx = (CADATAL + 2) x 1\mu s, CADATAL = 13.$ 

 $t_{LOW} = 24 \ \mu s = (CADATAH + 2) / Fx = (CADATAH + 2) x 1\mu s, CADATAH = 22.$ 







Figure 12-4. Counter A Output Flip-Flop Waveforms in Repeat Mode



# PROGRAMMING TIP — To generate 38 kHz, 1/3duty signal through P3.1

This example sets Counter A to repeat mode the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 38 kHz, 1/3 Duty carrier frequency. The program parameters are:



- Counter A is used in repeat mode
- Oscillation frequency is 4 MHz (0.25  $\mu s)$
- -- CADATAH = 8.795  $\mu$ s / 0.25  $\mu$ s = 35.18, CADATAL = 17.59  $\mu$ s / 0.25  $\mu$ s = 70.36
- Set P3.1 C-Mos push-pull output and CAOF mode.

START	ORG DI •	0100H	;	Reset address
	LD LD	CADATAL,#(70–2) CADATAH,#(35–2)	;	Set 17.5 μs Set 8.75 μs
	LD	P3CON,#00110001B	;	Set P3 to C-Mos push-pull output. Set P3.1 to REM output
	LD	CACON,#00000110B	;	Clock Source $\leftarrow f_{OSC}$
	LD	P3,#20H	- - - - - - - - - - - - - - - - - - -	Disable Counter A interrupt. Select repeat mode for Counter A. Start Counter A operation. Set Counter A Output Flip-flop (CAOF) high. Set P3.5 (Carrier On/Off) to high. This command generates 38 kHz, 1/3 duty pulse signal through P3.1
	•			



### PROGRAMMING TIP — To generate a one pulse signal through P3.1

This example sets Counter A to one shot mode the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 40  $\mu$ s width pulse. The program parameters are:





NOTES



# 13 ELECTRICAL DATA

#### **OVERVIEW**

In this section, the KS88C0416/C0424 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by an external interrupt
- Stop mode release timing when initiated by a Reset
- I/O capacitance
- A.C. electrical characteristics
- Input timing for external interrupts (port 0, P2.3–P2.0)
- Input timing for RESET
- Oscillation characteristics
- Oscillation stabilization time
- Operating voltage range



Table 13-1. Absolute Maximum Ratings

 $(T_A = 25^{\circ}C)$ 

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V <sub>DD</sub>	-	-0.3 to +6.5	V
Input voltage	V <sub>IN</sub>	-	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>O</sub>	All output pins	-0.3 to V <sub>DD</sub> + 0.3	V
Output current High	I <sub>ОН</sub>	One I/O pin active	- 18	mA
		All I/O pins active	- 60	
Output current Low	I <sub>OL</sub>	One I/O pin active	+ 30	mA
		Total pin current for ports 0, 1, and 2	+ 100	
		Total pin current for port 3	+ 40	
Operating temperature	T <sub>A</sub>	-	– 40 to + 85	°C
Storage temperature	T <sub>STG</sub>	-	- 65 to + 150	°C

# Table 13-2. D.C. Electrical Characteristics

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating Voltage	V <sub>DD</sub>	f <sub>OSC</sub> = 8 MHz	2.2	-	5.5	V
		(Instruction clock = 1.33 MHz)				
		f <sub>OSC</sub> = 4 MHz	2.0	-	5.5	
		(Instruction clock = 0.67 MHz)				
Input High voltage	V <sub>IH1</sub>	All input pins except $V_{IH2}$ and $V_{IH3}$	0.8 V <sub>DD</sub>	-	V <sub>DD</sub>	V
	V <sub>IH2</sub>	RESET	0.85 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH3</sub>	X <sub>IN</sub>	$V_{DD} - 0.3$		V <sub>DD</sub>	
Input Low voltage	V <sub>IL1</sub>	All input pins except $V_{IL2}$ and $V_{IL3}$	0	_	0.2 V <sub>DD</sub>	V
	$V_{IL2}$	RESET			0.4 V <sub>DD</sub>	
	V <sub>IL3</sub>	X <sub>IN</sub>			0.3	
Output High	V <sub>OH1</sub>	$V_{DD} = 2.4 \text{ V}; \ I_{OH} = -6 \text{ mA}$	V <sub>DD</sub> - 0.7	-	-	V
voltage		Port 3.1 only; $T_A = 25^{\circ}C$				
	V <sub>OH2</sub>	$V_{DD} = 2.4 \text{ V}; \ I_{OH} = -3 \text{ mA}$	V <sub>DD</sub> - 0.7			
		Port 3.0 only; $T_A = 25^{\circ}C$				



Table 13-2. D.C. Electrical Characteristics (Continued)
---

(T <sub>A</sub>	=	$-40^{\circ}C$	to	+ 85°C, V <sub>DD</sub>	=	2.0 V	to	5.5 V)	
-----------------	---	----------------	----	-------------------------	---	-------	----	--------	--

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output High voltage	V <sub>OH3</sub>	$V_{DD} = 5 \text{ V}; \text{ I}_{OH} = -3 \text{ mA}$ Port 2.7 only; $T_A = 25^{\circ}\text{C}$	V <sub>DD</sub> - 0.25	-	_	V
		$V_{DD} = 2 \text{ V}; \text{ I}_{OH} = -1 \text{ mA}$ Port 2.7 only; $T_A = 25^{\circ}\text{C}$				
	V <sub>OH4</sub>	$V_{DD}$ = 3.0 V; $I_{OH}$ = – 1 mA All output pins except P3 and P2.7 port; $T_A$ = 25°C	V <sub>DD</sub> – 1			
Output Low voltage	V <sub>OL1</sub>	$V_{DD} = 2.4 \text{ V}; I_{OL} = 15 \text{ mA}$ Port 3.1 only; $T_A = 25^{\circ}\text{C}$	_	0.4	0.5	V
	V <sub>OL2</sub>	$V_{DD}$ = 2.4 V; $I_{OL}$ = 5 mA Port 3.0 only; $T_A$ = 25°C		0.4	0.5	
	V <sub>OL3</sub>	I <sub>OL</sub> = 1 mA Port 0, 1, and 2; T <sub>A</sub> = 25°C		0.4	1	
Input High leakage current	I <sub>LIH1</sub>	$V_{IN} = V_{DD}$ All input pins except X <sub>IN</sub> and X <sub>OUT</sub>	_	-	1	μA
	I <sub>LIH2</sub>	$V_{IN} = V_{DD}, X_{IN}, \text{ and } X_{OUT}$			20	
Input Low leakage current	I <sub>LIL1</sub>	$V_{IN} = 0 V$ All input pins except $X_{IN}$ , $X_{OUT}$ , and RESET			- 1	
	I <sub>LIL2</sub>	$V_{IN} = 0 V$ $X_{IN}$ and $X_{OUT}$			- 20	
Output High leakage current	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub> All output pins			1	
Output Low leakage current	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V All output pins			- 1	
Pull-up resistors	R <sub>L1</sub>	V <sub>IN</sub> = 0 V; V <sub>DD</sub> = 2.0 V T <sub>A</sub> = 25°C; Ports 0–3	65	95	143	KΩ
		V <sub>DD</sub> = 5.5 V	15	21	32	



Table 13-2. D.C. Electrical Characteristics (Concluded	Table 13	-2. D.C.	Electrical	<b>Characteristics</b>	(Concluded
--	----------	----------	------------	------------------------	------------

$(T_{\Delta} = -40^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2 \text{ V to}$
---

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current (note)	I <sub>DD1</sub>	Operating mode- $V_{DD} = 5 V \pm 10\%$ 8 MHz crystal		6	11	mA
		4 MHz crystal		4.5	9	
	I <sub>DD2</sub>	Idle mode V <sub>DD</sub> = 5 V ± 10% 8 MHz crystal		1.8	3.5	
		4 MHz crystal		1.6	3	
	I <sub>DD3</sub>	Stop mode V <sub>DD</sub> = 5 V ± 10%		0.3	3	μA
		V <sub>DD</sub> = 3.6 V		0.1	1	

**NOTE:** Supply current does not include the current drawn through internal pull-up resistors or external output current loads.

### Table 13-3. Data Retention Supply Voltage in Stop Mode

 $(T_A = -40 \degree C \text{ to } + 85 \degree C)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V <sub>DDDR</sub>	_	1.0	-	5.5	V
Data retention supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.0 V Stop mode	_	_	1	μA



Figure 13-1. Stop Mode Release Timing When Initiated by an External Interrupt



Figure 13-2. Stop Mode Release Timing When Initiated by a Reset



# Table 13-4. Input/Output Capacitance

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz; unmeasured pins are connected to $V_{SS}$	-	-	10	pF
Output capacitance	C <sub>OUT</sub>					
I/O capacitance	C <sub>IO</sub>					

# Table 13-5. A.C. Electrical Characteristics

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Interrupt input, High, Low width	t <sub>INTH</sub> , t <sub>INTL</sub>	P0.0–P0.7, P2.3–P2.0 V <sub>DD</sub> = 5 V	200	300	_	ns
RESET input Low width	t <sub>RSL</sub>	Input V <sub>DD</sub> = 5 V	1000	_	_	



Figure 13-3. Input Timing for External Interrupts (Port 0, P2.3–P2.0)





Figure 13-4. Input Timing for RESET

 $(T_A = -40^{\circ}C + 85^{\circ}C)$ 

Oscillator	Clock Circuit	Conditions	Min	Тур	Max	Unit
Crystal		CPU clock oscillation frequency	1	_	8	MHz
Ceramic		CPU clock oscillation frequency	1	_	8	MHz
External clock	EXTERNAL CLOCK OPEN PIN XOUT	X <sub>IN</sub> input frequency	1	_	8	MHz



# Table 13-7. Oscillation Stabilization Time

(T<sub>A</sub> =  $-40^{\circ}$ C + 85°C, V<sub>DD</sub> = 4.5 V to 5.5 V)

Oscillator	Test Condition	Min	Тур	Max	Unit
Main crystal	f <sub>OSC</sub> > 400 kHz	_	-	20	ms
Main ceramic	Oscillation stabilization occurs when V <sub>DD</sub> is equal to the minimum oscillator voltage range.	-	-	10	ms
External clock (main system)	$X_{IN}$ input High and Low width (t <sub>XH</sub> , t <sub>XL</sub> )	25	-	500	ns
Oscillator stabilization wait time	$t_{WAIT}$ when released by a reset <sup>(1)</sup>	_	2 <sup>16</sup> /f <sub>OSC</sub>	_	ms
	${\rm t}_{\rm WAIT}$ when released by an interrupt $^{\rm (2)}$	_	-	_	ms

NOTES:

1.  $f_{OSC}$  is the oscillator frequency.

2. The duration of the oscillation stabilization time (t<sub>WAIT</sub>) when it is released by an interrupt is determined by the setting in the basic timer control register, BTCON.





Figure 13-5. Operating Voltage Range



NOTES



# **14** MECHANICAL DATA

### OVERVIEW

The KS88C0416/C0424 microcontroller is currently available in a 32-pin SOP and SDIP package. The KS88C0424 is available one more 40 DIP package.



Figure 14-1. 32-Pin SOP Package Mechanical Data





Figure 14-2. 32-Pin SDIP Package Mechanical Data





Figure 14-3. 40-Pin DIP Package Mechanical Data of KS88C0424



NOTES



# 15 KS88P0416/P0424 OTP

#### **OVERVIEW**

The KS88P0416/P0424 single-chip CMOS microcontrollers are the OTP (One Time Programmable) version of the KS88C0416/C0424 microcontrollers. They have an on-chip EPROM instead of a masked ROM.

The KS88P0416/P0424 are fully compatible with the KS88C0416/C0424, both in function and in pin configuration. Because of their simple programming requirements, the KS88P0416/P0424 are ideal as an evaluation chip for the KS88C0416/C0424.



Figure 15-1. KS88P0416/P0424 Pin Assignments of 32SOP/32SDIP





Figure 15-2. KS88P0424 Pin Assignments of 40DIP



Pin Name	Pin No.	I/O	Function
A0–A14	3, 7–16, 25–28	0	Address lines to read/write EPROM
D0–D7	17–24	I/O	8-bit data input/output lines to read/write EPROM
MODE	4	_	Select EPROM mode.
CE	30	I	Chip enable (Connect to $V_{SS}$ , when read/write EPROM)
OE	29	I	Output enable
PGM	5	I	EPROM Program enable
MEM_REG	6	I	Select Memory space of EPROM
V <sub>DD</sub>	32	-	Supply voltage (normally 5 V)
V <sub>PP</sub>	31	-	EPROM Program/Verify voltage (normally 12.5 V)
V <sub>SS</sub>	1	-	Ground
X <sub>IN</sub>	2	_	System clock input pin
X <sub>OUT</sub>	3	_	System clock output pin (when KS88P0416)

Table 15-1. 32 SOP/SDIP Pin Descriptions used to read/write the EPROM

## CHARACTERISTICS OF EPROM OPERATION

When +12.5 V is supplied to  $V_{PP}$  and MODE pins of the KS88P0416/P0424, the EPROM programming mode is entered. The operating mode (read, write) is selected according to the input signals to the pins listed in Table 2 as below.

Table 15-2	. Operating	Mode	Selection	Criteria
------------	-------------	------	-----------	----------

V <sub>DD</sub>	MODE	V <sub>PP</sub>	PGM	МЕМ	OE	Mode
5 V	V <sub>PP</sub>	12.5 V	1	1	0	READ
			0	1	1	PROGRAM
			1	1	0	PROGRAM VERIFY

NOTE: "0" means Low level; "1" means High level.





Figure 15-3. OTP Read Timing

# Table 15-3. OTP Read characteristics

# $(T_A = 25 \ ^{\circ}C \pm 5^{\circ}C, V_{DD} = 5 \ V \pm 5 \ \%, V_{PP} = 12.5 \ V \pm 0.25 V)$

Parameter	Symbol	Min	Тур	Max	Units
Address to Output Delay	t <sub>ACC</sub>	_	-	75	ns
OE to Address Delay	t <sub>OED</sub>	0	_	-	
OE Pulse Width	t <sub>OEW</sub>	75	_	_	
Output hold from OE whichever occurs first	Т <sub>ОЕН</sub>	0	_	_	





Figure 15-4. Program Memory Write Timing



 $(T_A = 25 \ ^{\circ}C \pm 5 \ ^{\circ}C, V_{DD} = 5 \ V \pm 5 \ \%, V_{PP} = 12.5 \ V \pm 0.25 V)$ 

Parameter	Symbol	Min	Тур	Max	Units
V <sub>PP</sub> Setup Time	t <sub>VS</sub>	-	2	_	μs
Data Setup Time	t <sub>DS</sub>	-	2	-	
Data Hold Time	t <sub>DH</sub>	-	2	-	
PGM Pulse Width	t <sub>PW</sub>	-	300	500	
Data Valid from OE	t <sub>OE</sub>	75	-	_	ns
OE Pulse Width	t <sub>OEW</sub>	75	-	-	
Output Enable to Output Float Delay	t <sub>OEH</sub>	0	-	130	





Figure 15-5. OTP Programming Algorithm



$(T_A = -40^{\circ}C)$	to	+ 85°C, V <sub>DD</sub>	=	2.0 V	to	5.5 V)	
------------------------	----	-------------------------	---	-------	----	--------	--

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating Voltage	V <sub>DD</sub>	f <sub>OSC</sub> = 8 MHz (Instruction clock = 1.33 MHz)	2.2	_	5.5	V
		$f_{OSC} = 4 \text{ MHz}$ (Instruction clock = 0.67 MHz)	2.0	-	5.5	
Input High voltage	V <sub>IH1</sub>	All input pins except $V_{IH2}$ and $V_{IH3}$	0.8 V <sub>DD</sub>	_	V <sub>DD</sub>	V
	V <sub>IH2</sub>	RESET	0.85 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH3</sub>	X <sub>IN</sub>	V <sub>DD</sub> - 0.3		V <sub>DD</sub>	
Input Low voltage	V <sub>IL1</sub>	All input pins except $V_{\text{IL2}}$ and $V_{\text{IL3}}$	0	_	0.2 V <sub>DD</sub>	V
	V <sub>IL2</sub>	RESET			0.4 V <sub>DD</sub>	
	V <sub>IL3</sub>	X <sub>IN</sub>			0.3	
Output High voltage	V <sub>OH1</sub>	$V_{DD} = 2.4 \text{ V}; \ I_{OH} = -6 \text{ mA}$ Port 3.1 only; $T_A = 25^{\circ}\text{C}$	V <sub>DD</sub> – 0.7	-	-	V
	V <sub>OH2</sub>	$V_{DD} = 2.4 \text{ V}; \ I_{OH} = -3 \text{ mA}$ Port 3.0 only; $T_A = 25^{\circ}\text{C}$	V <sub>DD</sub> - 0.7			
Output High voltage	V <sub>OH3</sub>	$V_{DD} = 5 \text{ V}; \text{ I}_{OH} = -3 \text{ mA}$ Port 2.7 only; $T_A = 25^{\circ}\text{C}$	V <sub>DD</sub> - 0.25	-	-	V
		$V_{DD} = 2 \text{ V}; \text{ I}_{OH} = -1 \text{ mA}$ Port 2.7 only; $T_A = 25^{\circ}\text{C}$				
	V <sub>OH4</sub>	$V_{DD}$ = 3.0 V; $I_{OH}$ = - 1 mA All output pins except P3 and P2.7 port; $T_A$ = 25°C	V <sub>DD</sub> – 1			
Output Low voltage	V <sub>OL1</sub>	$V_{DD} = 2.4 \text{ V}; \text{ I}_{OL} = 15 \text{ mA}$ Port 3.1 only; $T_A = 25^{\circ}\text{C}$	-	0.4	0.5	V
	V <sub>OL2</sub>	$V_{DD} = 2.4 \text{ V}; I_{OL} = 5 \text{ mA}$ Port 3.0 only; $T_A = 25^{\circ}C$		0.4	0.5	
	V <sub>OL3</sub>	$I_{OL} = 1 \text{ mA}$ Port 0, 1, and 2; $T_A = 25^{\circ}C$		0.4	1	
Input High leakage current	I <sub>LIH1</sub>	$V_{IN} = V_{DD}$ All input pins except X <sub>IN</sub> and X <sub>OUT</sub>	-	_	1	μΑ
	I <sub>LIH2</sub>	$V_{IN} = V_{DD}, X_{IN}$ and $X_{OUT}$			20	



Table 15-5	. D.C.	Electrical	Characteristics	(Continued)
------------	--------	------------	-----------------	-------------

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Low leakage current	I <sub>LIL1</sub>	$V_{IN} = 0 V$ All input pins except $X_{IN}$ , $X_{OUT}$ , and RESET	_	_	- 1	μA
	I <sub>LIL2</sub>	$V_{IN} = 0 V$ $X_{IN}$ and $X_{OUT}$			- 20	
Output High leakage current	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub> All output pins	-		1	
Output Low leakage current	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V All output pins			- 1	
Pull-up resistors	R <sub>L1</sub>	V <sub>IN</sub> = 0 V; V <sub>DD</sub> = 2.0 V T <sub>A</sub> = 25°C; Ports 0–3	65	95	143	kΩ
		V <sub>DD</sub> = 5.5 V	15	21	32	
Supply current (note)	I <sub>DD1</sub>	Operating mode V <sub>DD</sub> = 5 V ± 10% 8 MHz crystal	-	6	11	mA
		4 MHz crystal		4.5	9	
	I <sub>DD2</sub>	Idle mode V <sub>DD</sub> = 5 V ± 10% 8 MHz crystal		1.8	3.5	
		4 MHz crystal		1.6	3	
	I <sub>DD3</sub>	Stop mode $V_{DD} = 5 V \pm 10\%$		0.3	3	μA
		V <sub>DD</sub> = 3.6 V		0.1	1	

NOTE: Supply current does not include the current drawn through internal pull-up resistors or external output current loads.





Figure 15-6. Operating Voltage Range



NOTES



# 16 DEVELOPMENT TOOLS

#### OVERVIEW

Samsung provides a powerful and easy-to-use development support system on a turnkey basis. The development support system is composed of a host system, debugging tools, and supporting software. For a host system, any standard computer that employs MS-DOS as its operating system can be used. A sophisticated debugging tool is provided both in hardware and software: the powerful in-circuit emulator, SMDS2+, for the KS57, KS86, and KS88 microcontroller families. SMDS2+ is a newly improved version of SMDS2. Samsung also offers supporting software that includes, debugger, an assembler, and a program for setting options.

#### SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be easily sized, moved, scrolled, highlighted, added, or removed.

#### SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generating an object code in the standard hexadecimal format. Assembled program codes include the object code used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

#### SASM88

The SASM88 is an relocatable assembler for Samsung's KS88-series microcontrollers. The SASM88 takes a source file containing assembly language statements and translates them into a corresponding source code, an object code and comments. The SASM88 supports macros and conditional assembly. It runs on the MS-DOS operating system. As it produces relocatable object codes only, the user should link object files. Object files can be linked with other object files and loaded into memory.

#### HEX2ROM

HEX2ROM file generates a ROM code from a HEX file which is produced by the assembler. A ROM code is needed to fabricate a microcontroller which has a mask ROM. When generating a ROM code (.OBJ file) by HEX2ROM, the value "FF" is automatically filled into the unused ROM area, upto the maximum ROM size of the target device.

### TARGET BOARDS

Target boards are available for all the KS88-series microcontrollers. All the required target system cables and adapters are included on the device-specific target board.

#### OTPs

One time programmable microcontrollers (OTP) for the KS88C0416/C0424 and OTP programmer (Gang) are now available.





Figure 16-1. SMDS Product Configuration (SMDS2+)


## TB880416A/24A TARGET BOARD

The TB880416A/24A target board is used for the KS88C0416/C0424 and the KS88P0416/P0424 microcontroller. It is supported by the SMDS2+ development system.



Figure 16-2. TB880416A/24A Target Board Configuration





Table 16-1. Power Selection Settings for TB880416A/24A

## SMDS2+ Selection (SAM8)

In order to write data into program memory available in SMDS2+, the target board should be selected for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.

Table 16-2	. The SMDS2+	<b>Tool Selection</b>	Setting
------------	--------------	-----------------------	---------





Target Board Part	Comments
EXTERNAL TRIGGERS O CH1 O CH2	Connector from external trigger sources of the application system
	You can connect an external trigger source to one of the two external trigger channels (CH1 or CH2) for the SMDS2+ breakpoint and trace functions.

 Table 16-3. Using Single Header Pins as the Input Path for External Trigger Sources

## IDLE LED

This LED is ON when the evaluation chip (KS88E0400) is in idle mode.

## STOP LED

This LED is ON when the evaluation chip (KS88E0400) is in stop mode.





Figure 16-3. 30-Pin Connector (CN2) for TB880416A/24A



Figure 16-4. TB880416A/24A Adapter Cable for 32-SDIP Package (KS88C0416/C0424)

