## TrilithIC ${ }^{\text {TM }}$

BTS 780 GP

1
Overview

## Features

- Quad switch driver
- Free configureable as bridge or quad-switch
- Optimized for DC motor management applications
- Ultra low $R_{\text {DS on }} @ 25^{\circ} \mathrm{C}$ :

High-side switch: typ. $34 \mathrm{~m} \Omega$,
Low-side switch: typ. $15 \mathrm{~m} \Omega$


- High peak current capability of typ. $44 \mathrm{~A} @ 25^{\circ} \mathrm{C}$
- Low quiescent current of typ. $15 \mu \mathrm{~A} @ 25^{\circ} \mathrm{C}$
- SMD-Power-Package, optimized for small size and thermal performance
- Load and GND-short-circuit-protected
- Operates up to 36 V
- 2-Bit status flag diagnosis
- Overtemperature shut down with hysteresis
- Short-circuit detection and diagnosis
- Open-load detection and diagnosis
- C-MOS compatible inputs
- Internal clamp diodes
- Isolated sources for external current sensing
- Over- and under-voltage detection with hysteresis
- Fast low-side switches for PWM

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| BTS 780 GP | Q67006-A9320 | P-TO263-15-1 |

## Description

The BTS 780 GP is part of the TrilithIC family containing one double high-side switch and two low-side switches in one P-TO263-15-1 package.

## "Silicon instead of heatsink" becomes true

The ultra low $R_{\mathrm{DS} \text { on }}$ of this device avoids power dissipation. It saves costs in mechanical construction and mounting and increases the efficiency.

The high-side switches are produced in the SMART SIPMOS ${ }^{\circledR}$ technology. They are fully protected and contain the signal conditioning circuitry for diagnosis (the comparable standard high-side product is the BTS 734L1).
For minimized $R_{\mathrm{DS} \text { ON }}$ the two low-side switches are produced in S-FET logic level technology (the comparable standard product is the BUZ 100SL).
Each drain of these three chips is mounted on separated leadframes (see Figure 1). The sources of all four power transistors are connected to separate pins.
So the BTS 780 GP can be used in H-Bridge configuration as well as in any other switch configuration.
Moreover, it is possible to add current sense resistors.
All these features open a broad range of automotive and industrial applications.


Figure 1 Pin Configuration (top view)

BTS 780 GP

Pin Definitions and Functions

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| $\mathbf{1 , 2}$ | SL1 | Source of low-side switch 1 |
| 3 | GL1 | Gate of low-side switch 1 |
| 4,9 | GND | Ground |
| 5 | GH1 | Gate of high-side switch 1 |
| 6 | ST1 | Status of high-side switch 1; open Drain output |
| $\mathbf{7}$ | SH1 | Source of high-side switch 1 |
| $\mathbf{8 , 1 7}$ | DHVS | Drain of high-side switches and power supply voltage <br> Heat-Slug 2 or Heat-Dissipator |
| 10 | GH2 | Gate of high-side switch 2 |
| $\mathbf{1 1}$ | ST2 | Status of high-side switch 2; open Drain output |
| $\mathbf{1 2}$ | SL2 | Source of high-side switch 2 |
| $\mathbf{1 3 , 1 4}$ | GL2 | Gource of low-side switch 2 |
| $\mathbf{1 5}$ | GL2 | Drain of low-side switch 2 <br> Heat-Slug 3 or Heat-Dissipator |
| $\mathbf{1 6}$ | DL1 | Drain of low-side switch 1 <br> Heat-Slug 1 or Heat-Dissipator |
| $\mathbf{1 8}$ |  | SHith 2 |

Bold type: Pin needs power wiring.


Figure 2 Block Diagram

## 2 Circuit Description

### 2.1 Input Circuit

The control inputs GH1,2 consist of TTL/CMOS compatible Schmitt-Triggers with hysteresis. Buffer amplifiers are driven by these stages and convert the logic signal into the form necessary for driving the power output stages. The inputs are protected by ESD clamp-diodes.
The inputs GL1 and GL2 are connected to a standard N-channel logic level power-MOS gate.

### 2.2 Output Stages

The output stages consist of an ultra low $R_{\mathrm{Ds} \text { on }}$ Power-MOS H-Bridge. Protective circuits make the outputs short-circuit proof to ground and load short-circuit proof. In $\mathrm{H}-$ bridge configuration, the D-MOS body-diodes can be used for freewheeling when commutating inductive loads. If the high-side switches are used as single switches, positive and negative voltage spikes which occur when driving inductive loads are limited by integrated power clamp diodes (c.f. BTS 734L1 datasheet for a detailed description).

### 2.3 Short-Circuit Protection (valid only for the high-side switches)

The outputs are protected against

- output short circuit to ground, and
- overload (load short circuit).

An internal OP-Amp controls the Drain-Source-Voltage of the HS-Switches by comparing the DS-Voltage-drop with an internal reference voltage. Above this trippoint the OP-Amp reduces the output current depending on the junction temperature and the drop voltage.
In the case of an overloaded high-side switch the corresponding status output is set to low.
If the HS-Switches are in OFF-state-Condition internal resistors $R_{\mathrm{O} 1,2}$ from $\mathrm{SH} 1,2$ to GND pull the voltage at $\mathrm{SH} 1,2$ to low values. On each output pin SH 1 and SH 2 an output examiner circuit compares the output voltages with the internal reference voltage VEO. This results in switching the corresponding status output to low if the source voltage in OFF-Condition is higher then VEO. In H-Bridge condition this feature can be used to protect the low-side switches against short circuit to $V_{\mathrm{S}}$ during the OFF-period.

### 2.4 Overtemperature Protection (valid only for the high-side-switches)

The chip also incorporates an overtemperature protection circuit with hysteresis which switches off the output transistors and sets the status output to low.

### 2.5 Under-Voltage-Lockout (UVLO)

When $V_{\mathrm{S}}$ reaches the switch-on voltage $V_{\mathrm{UV}}$ on the IC becomes active with a hysteresis. The High-Side output transistors are switched off if the supply voltage $V_{\mathrm{S}}$ drops below the switch off value $V_{\mathrm{UV} \text { off. }}$

### 2.6 Over-Voltage-Lockout (OVLO)

When $V_{\mathrm{S}}$ reaches the switch-off voltage $V_{\text {Ov off }}$ the High-Side output transistors are switched off with a hysteresis. The IC becomes active if the supply voltage $V_{\mathrm{S}}$ drops below the switch-on value $V_{\text {Ov on }}$.

### 2.7 Open Load Detection

Open load is detected by current measurement in the High-Side switches during ONcondition. If the output current drops below an internally fixed level (open circuit detection current) the error flag is set with a delay.

### 2.8 Status Flag

The status flag outputs are open drain outputs with Zener-diodes which require pull-up resistors, c.f. the application circuit on Page 16. Various errors as listed in the table "Diagnosis" are detected by switching the open drain outputs ST1 or ST2 to low.

BTS 780 GP

## 3 Truthtable and Diagnosis (valid only for the High-Side-Switches)

| Flag | GH1 | GH2 | SH1 | SH2 | ST1 | ST2 | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inputs |  | Outputs |  |  |  |  |
| Normal operation; identical with functional truth table | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | stand-by mode switch1 active switch2 active both switches active |
| Open load at high-side switch1 <br> Open load at high-side switch2 | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & x \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & X \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline Z \\ & Z \\ & H \\ & \text { L } \\ & \text { L } \\ & \text { X } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{Z} \\ & \mathrm{Z} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | detected <br> detected |
| Short circuit to DHVS at high-side switch1 <br> Short circuit to DHVS at high-side switch2 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & X \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & X \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{\|l} \hline 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | detected <br> detected |
| Overtemperature high-side switch1 | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \end{aligned}$ | detected |
| Overtemperature high-side switch2 | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | detected |
| Overtemperature both high-side switch | $\begin{array}{\|c} \hline 0 \\ X \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 0 \\ 0 \end{array}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | detected detected |
| Over- and Under-Voltage | X | X | L | L | 1 | 1 | not detected |

Inputs:
0 = Logic LOW
1 = Logic HIGH
X = don't care

Outputs:
Z = Output in tristate condition
L = Output in sink condition
$\mathrm{H}=$ Output in source condition
X = Voltage level undefined

Status:
1 = No error
0 = Error

BTS 780 GP

## 4 Characteristics

### 4.1 Absolute Maximum Ratings

$-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |

High-Side-Switches (Pins DHVS, GH1,2 and SH1,2)

| Supply voltage | $V_{\mathrm{S}}$ | -0.3 | 43 | V | - |
| :--- | :--- | :--- | :--- | :--- | :--- |
| HS-drain current | $I_{\mathrm{DHS}}$ | -30 | ${ }^{*}$ | A | * internally limited |
| HS-input current | $I_{\mathrm{GH}}$ | -2 | 2 | mA | Pin GH1 and GH2 |
| HS-input voltage | $V_{\text {GH }}$ | -10 | 16 | V | Pin GH1 and GH2 |

## Status Output ST

| Status Output current | $I_{\text {ST }}$ | -5 | 5 | mA | Pin ST1 and ST2 |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Low-Side-Switches (Pins DL1,2, GL1,2 and SL1,2)

| Break-down voltage | $V_{\text {(BR)DSS }}$ | 50 | - | V | $V_{\mathrm{GS}}=0 \mathrm{~V} ; I_{\mathrm{D}} \leq 1 \mathrm{~mA}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LS-drain current | $I_{\mathrm{DLS}}$ | - | 30 | A | - |
| LS-drain current | $I_{\mathrm{DLS}}$ | - | 50 | A | $t<1 \mathrm{~ms} ; v<0.1$ |
| LS-input voltage | $V_{\mathrm{GL}}$ | -10 | 14 | V | Pin GL1 and GL2 |

## Temperatures

| Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Storage temperature | $T_{\text {stg }}$ | -50 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

### 4.2 Operating Range

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | min. | max. |  |
| Supply voltage | $V_{\mathrm{S}}$ | $V_{\mathrm{UV} \text { OFF }}$ | 36 | V | After $V_{\mathrm{S}}$ rising <br> above $V_{\mathrm{UV} \mathrm{ON}}$ |
| Input voltages | $V_{\mathrm{GH}}$ | -0.3 | 15 | V | - |
| Input voltages | $V_{\mathrm{GL}}$ | -9 | 13 | V | - |
| Status output current | $\mathrm{I}_{\mathrm{ST}}$ | 0 | 2 | mA | Pin ST1 or ST2 |
| HS-junction temperature | $T_{\mathrm{jHS}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| LS-junction temperature | $T_{\mathrm{jLS}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

Note: In the operating range the functions given in the circuit description are fulfilled.

### 4.3 Thermal Resistances (one HS-LS-Path active)

| Parameter | Symbol |  | Limit Values |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | Remarks 1 (

[^0]
### 4.4 Electrical Characteristics

$I_{\mathrm{SH} 1}=I_{\mathrm{SH} 2}=I_{\mathrm{SL} 1}=I_{\mathrm{SL} 2}=0 \mathrm{~A} ;-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C} ; 8 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |

## Current Consumption

| Quiescent current | $I_{\mathrm{S}}$ | - | 15 | 30 | $\mu \mathrm{~A}$ | $\mathrm{GH} 1=\mathrm{GH} 2=\mathrm{L}$ <br> $V_{\mathrm{S}}=13.2 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |$|$

## Under-Voltage-Lockout (UVLO)

| Switch-ON voltage | $V_{\mathrm{UV} \mathrm{ON}}$ | - | 5.2 | 7 | V | $V_{\mathrm{S}}$ increasing |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Switch-OFF voltage | $V_{\mathrm{UV} \text { OFF }}$ | 3.5 | 4.2 | 5.0 | V | $V_{\mathrm{S}}$ decreasing |
| Switch ON/OFF hysteresis | $V_{\mathrm{UV} \mathrm{HY}}$ | - | 1 | - | V | $V_{\mathrm{UV} \mathrm{ON}}-V_{\text {UV OFF }}$ |

## Over-Voltage-Lockout (OVLO)

| Switch-OFF voltage | $V_{\text {OV OFF }}$ | 36 | - | 43 | V | $V_{\text {S }}$ increasing |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Switch-ON voltage | $V_{\text {OV ON }}$ | 35 | - | - | V | $V_{\text {S }}$ decreasing |
| Switch OFF/ON hysteresis | $V_{\text {OV HY }}$ | - | 0.5 | - | V | $V_{\text {OV OFF }}-V_{\text {OV ON }}$ |

### 4.4 Electrical Characteristics (cont'd)

$I_{\mathrm{SH} 1}=I_{\mathrm{SH} 2}=I_{\mathrm{SL} 1}=I_{\mathrm{SL} 2}=0 \mathrm{~A} ;-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C} ; 8 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |
|  |  |  |  |  |  |

## High-Side-Switches 1, 2

| Static drain-source on-resistance | $R_{\text {DS ONH }}$ | - | 34 | 40 | $\mathrm{m} \Omega$ | $\begin{aligned} & I_{\mathrm{SH}}=2 \mathrm{~A} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static drain-source on-resistance | $R_{\text {DS ONH }}$ | - | - | 75 | $\mathrm{m} \Omega$ | $I_{\text {SH }}=2 \mathrm{~A}$ |
| Leakage current | $I_{\text {HSLK }}$ | - | - | 10 | $\mu \mathrm{A}$ | $V_{\mathrm{GH}}=V_{\mathrm{SH}}=0 \mathrm{~V}$ |
| Body-diode forward-voltage <br> @ $I_{\text {FH }}=2 \mathrm{~A}$ | $V_{\text {FH }}$ | - | 0.8 | 1.2 | V | $T_{j}=-40^{\circ} \mathrm{C}$ |
|  | $V_{\text {FH }}$ | - | 0.7 | 1.1 | V | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
|  | $V_{\text {FH }}$ | - | 0.5 | 0.8 | V | $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |
| Clamp-diode leakagecurrent $\left(I_{\mathrm{FH}}+I_{\mathrm{SH}}\right)$ | $I_{\text {LKCL }}$ | - | - | 10 | mA | $I_{\text {FH }}=2 \mathrm{~A}$ |

Short Circuit to GND

| Initial peak SC current | $I_{\text {SCP }}$ | 47 | 55 | 66 | A | $T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Initial peak SC current | $I_{\text {SCP }}$ | 35 | 44 | 54 | A | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
| Initial peak SC current | $I_{\text {SCP }}$ | 29 | 36 | 45 | A | $T_{\mathrm{j}}=85^{\circ} \mathrm{C}$ |
| Initial peak SC current | $I_{\text {SCP }}$ | 21 | 27 | 34 | A | $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |

Short Circuit to $V_{\mathbf{S}}$

| OFF-state examiner- <br> voltage | $V_{\mathrm{EO}}$ | 2 | 3 | 4 | V | $V_{\mathrm{GH}}=0 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Output pull-down-resistor | $R_{\mathrm{O}}$ | 4 | 10 | 30 | $\mathrm{k} \Omega$ | - |

## Open Circuit

| Detection current | $I_{\mathrm{OCD}}$ | 0.05 | - | 1.2 | A | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 4.4 Electrical Characteristics (cont'd)

$I_{\mathrm{SH} 1}=I_{\mathrm{SH} 2}=I_{\mathrm{SL} 1}=I_{\mathrm{SL} 2}=0 \mathrm{~A} ;-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C} ; 8 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |

## Switching Times

| Switch-ON-time; <br> to $90 \% V_{\text {SH }}$ | $t_{\mathrm{ON}}$ | - | 130 | 300 | $\mu \mathrm{~S}$ | $12 \Omega$ resistive load <br> $V_{\mathrm{S}}=13.2 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Switch-OFF-time; <br> to $10 \% V_{\text {SH }}$ | $t_{\mathrm{OFF}}$ | - | 260 | 450 | $\mu \mathrm{~s}$ | $12 \Omega$ resistive load <br> $V_{\mathrm{S}}=13.2 \mathrm{~V}$ |

Control Inputs GH 1, 2

| H-input voltage threshold | $V_{\mathrm{GHH}}$ | - | 2.8 | 3.3 | V | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L-input voltage threshold | $V_{\mathrm{GHL}}$ | 1.5 | 2.3 | - | V | - |
| Input voltage hysteresis | $V_{\mathrm{GHHY}}$ | - | 0.5 | - | V | - |
| H-input current | $I_{\mathrm{GHH}}$ | 20 | 50 | 90 | $\mu \mathrm{~A}$ | $V_{\mathrm{GH}}=5 \mathrm{~V}$ |
| L-input current | $I_{\mathrm{GHL}}$ | 4 | 25 | 50 | $\mu \mathrm{~A}$ | $V_{\mathrm{GH}}=0.4 \mathrm{~V}$ |
| Input series resistance | $R_{\mathrm{I}}$ | 2.5 | 4.2 | 6 | $\mathrm{k} \Omega$ | - |
| Zener limit voltage | $V_{\mathrm{GHZ}}$ | 5.4 | 6.1 | - | V | $I_{\mathrm{GH}}=1.6 \mathrm{~mA}$ |

Low-Side-Switches 1, 2

| Static drain-source on-resistance | $R_{\text {DS ONL }}$ | - | 15 | 20 | $\mathrm{m} \Omega$ | $\begin{aligned} & I_{\mathrm{SL}}=2 \mathrm{~A} \\ & V_{\mathrm{GL}}=5 \mathrm{~V} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static drain-source on-resistance | $R_{\text {DS ONL }}$ | - | - | 35 | $\mathrm{m} \Omega$ | $I_{\text {SH }}=2 \mathrm{~A}$ |
| Leakage current | $I_{\text {LKL }}$ | - | <1 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{GL}}=0 \mathrm{~V} \\ & V_{\mathrm{DS}}=18 \mathrm{~V} \end{aligned}$ |
| Body-diodeforward-voltage <br> $@ I_{\mathrm{FL}}=2 \mathrm{~A}$ | $V_{\text {FL }}$ | - | 0.8 | 1.2 | V | $T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ |
|  | $V_{\text {FL }}$ | - | 0.7 | 1.1 | V | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
|  | $V_{\text {FL }}$ | - | 0.5 | 0.8 | V | $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |

### 4.4 Electrical Characteristics (cont'd)

$I_{\mathrm{SH} 1}=I_{\mathrm{SH} 2}=I_{\mathrm{SL} 1}=I_{\mathrm{SL} 2}=0 \mathrm{~A} ;-40^{\circ} \mathrm{C}<T_{\mathrm{i}}<150^{\circ} \mathrm{C} ; 8 \mathrm{~V}<V_{\mathrm{S}}<18 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | Limit Values |  | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |

## Control Inputs GL1, 2

| Gate-threshold-voltage | $V_{\mathrm{GL}(\mathrm{th})}$ | 0.6 | 1.6 | 2.4 | V | $V_{\mathrm{GL}}=V_{\mathrm{DSL}}$ <br> $I_{\mathrm{DL}}=130 \mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Transconductance | $g_{\mathrm{fs}}$ | - | 5 | - | S | $V_{\mathrm{DSL}}=20 \mathrm{~V} ;$ <br> $I_{\mathrm{DL}}=20 \mathrm{~A}$ |

## Status Flag Output ST

| Low output voltage | $V_{\text {STL }}$ | - | 0.3 | 0.6 | $V$ | $I_{\text {ST }}=1.6 \mathrm{~mA}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Leakage current | $I_{\text {STLK }}$ | - | 0.4 | 2 | $\mu \mathrm{~A}$ | $V_{\text {ST }}=5 \mathrm{~V}$ |
| Zener-limit-voltage | $V_{\text {STZ }}$ | 5.4 | 6.1 | - | V | $I_{\text {ST }}=1.6 \mathrm{~mA}$ |

## Thermal Shutdown

| Thermal shutdown junction <br> temperature | $T_{\mathrm{iSD}}$ | 160 | - | 190 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Thermal switch-on junction <br> temperature | $T_{\mathrm{iSO}}$ | 150 | - | 180 | ${ }^{\circ} \mathrm{C}$ | - |
| Temperature hysteresis | $\Delta T$ | - | 10 | - | ${ }^{\circ} \mathrm{C}$ | $\Delta T=T_{\mathrm{iSD}}-T_{\mathrm{jSO}}$ |

Note: Shutdown temperatures are guaranteed by design


Figure 3 Test Circuit

| HS-Source-Current | Named during <br> Short Circuit | Named during <br> Open Circuit | Named during <br> Leakage-Cond. |
| :--- | :--- | :--- | :--- |
| $I_{\mathrm{SH} 1,2}$ | $I_{\mathrm{SCP}}$ | $I_{\mathrm{OCD}}$ | $I_{\mathrm{HSLK}}$ |



Figure 4 Application Circuit

## 5

## Test-PCB

The Printed Circuit Board is made of 1.5 mm thick standard FR4 material with double sided copper plating of $35 \mu \mathrm{~m}$ thickness. The $28 \mathrm{~mm} \times 21 \mathrm{~mm}$ cooling area is throughconnected by a $1.1 \mathrm{~mm} \times 1.1 \mathrm{~mm}$ pattern of vias with 0.5 mm diameter.


Figure 5 Test-PCB Outline

## P-TO263-15-1 <br> (Plastic Transistor Single Outline Package)



## $7 \quad$ Package Outlines

## P-TO263-15-1

(Plastic Transistor Single Outline Package)


1) Typical All metal surfaces tin plated, except area of cut.

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".
SMD = Surface Mounted Device
Dimensions in mm


[^0]:    1) Device on $50 \mathrm{~mm} \times 33 \mathrm{~mm}$ epoxy PCB with $6 \mathrm{~cm}^{2}$ cooling-area in free air. C.f. PCB description on Page 17
